Home
last modified time | relevance | path

Searched refs:clk_val (Results 1 – 4 of 4) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/clk/
H A Dclk-u300.c442 u16 clk_val; member
502 if (sclk->clk_val == U300_SYSCON_SBCER_UART_CLK_EN) in syscon_clk_unprepare()
517 if (sclk->clk_val == 0xFFFFU) in syscon_clk_enable()
520 writew(sclk->clk_val, syscon_vbase + U300_SYSCON_SBCER); in syscon_clk_enable()
531 if (sclk->clk_val == 0xFFFFU) in syscon_clk_disable()
534 if (sclk->clk_val == U300_SYSCON_SBCER_UART_CLK_EN) in syscon_clk_disable()
537 writew(sclk->clk_val, syscon_vbase + U300_SYSCON_SBCDR); in syscon_clk_disable()
571 switch (sclk->clk_val) { in syscon_clk_recalc_rate()
638 if (sclk->clk_val != U300_SYSCON_SBCER_CPU_CLK_EN) in syscon_clk_round_rate()
657 if (sclk->clk_val != U300_SYSCON_SBCER_CPU_CLK_EN) in syscon_clk_set_rate()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-omap2/omap5/
H A Dhwinit.c202 u32 srcomp_value, mul_factor, div_factor, clk_val, i; in srcomp_enable() local
222 clk_val = readl((*prcm)->cm_coreaon_io_srcomp_clkctrl); in srcomp_enable()
223 clk_val |= OPTFCLKEN_SRCOMP_FCLK_MASK; in srcomp_enable()
224 writel(clk_val, (*prcm)->cm_coreaon_io_srcomp_clkctrl); in srcomp_enable()
276 clk_val = readl((*prcm)->cm_coreaon_io_srcomp_clkctrl); in srcomp_enable()
277 clk_val |= OPTFCLKEN_SRCOMP_FCLK_MASK; in srcomp_enable()
278 writel(clk_val, (*prcm)->cm_coreaon_io_srcomp_clkctrl); in srcomp_enable()
280 clk_val = readl((*prcm)->cm_wkupaon_io_srcomp_clkctrl); in srcomp_enable()
281 clk_val |= OPTFCLKEN_SRCOMP_FCLK_MASK; in srcomp_enable()
282 writel(clk_val, (*prcm)->cm_wkupaon_io_srcomp_clkctrl); in srcomp_enable()
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8852be/phl/hal_g6/mac/mac_ax/
H A D_pcie.c1298 u8 clk_val; in pcie_cfgspc_write() local
1318 ret = dbi_r8_pcie(adapter, PCIE_CLK_CTRL, &clk_val); in pcie_cfgspc_write()
1323 clk_val == 0xFF) { in pcie_cfgspc_write()
1358 ret = update_clkdly(adapter, &clk_val, param->clkdly_ctrl, in pcie_cfgspc_write()
1368 ret = dbi_w8_pcie(adapter, PCIE_CLK_CTRL, clk_val); in pcie_cfgspc_write()
1402 u8 clk_val; in pcie_cfgspc_read() local
1419 ret = dbi_r8_pcie(adapter, PCIE_CLK_CTRL, &clk_val); in pcie_cfgspc_read()
1424 l1ss_val == 0xFF || clk_val == 0xFF) { in pcie_cfgspc_read()
1435 switch (clk_val) { in pcie_cfgspc_read()
/OK3568_Linux_fs/kernel/sound/soc/qcom/qdsp6/
H A Dq6afe.c472 u32 clk_val; member
1132 dcfg.clk_val = freq; in q6afe_port_set_sysclk()