Home
last modified time | relevance | path

Searched refs:PLLPD0_MASK (Results 1 – 4 of 4) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/bridge/
H A Drk630-tve.c282 regmap_update_bits(tve->cru, CRU_SPLL_CON1, PLLPD0_MASK, in rk630_tve_enable()
288 regmap_update_bits(tve->cru, CRU_SPLL_CON1, PLLPD0_MASK, in rk630_tve_enable()
/OK3568_Linux_fs/kernel/include/linux/mfd/
H A Drk630.h97 #define PLLPD0_MASK HIWORD_MASK(13, 13) macro
/OK3568_Linux_fs/u-boot/drivers/ram/rockchip/
H A Dsdram_rk3308.c81 rk_clrsetreg(&priv->cru->pll[pll_type].con1, PLLPD0_MASK, in pll_set()
98 rk_clrsetreg(&priv->cru->pll[pll_type].con1, PLLPD0_MASK, in pll_set()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dcru_rk3308.h328 PLLPD0_MASK = 1 << PLLPD0_SHIFT, enumerator