Home
last modified time | relevance | path

Searched refs:DXnGSR0 (Results 1 – 4 of 4) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-sunxi/
H A Ddram_sun8i_a33.c253 low_data_lines_status = (readl(DXnGSR0(0)) >> 24) & 0x03; in mctl_channel_init()
254 high_data_lines_status = (readl(DXnGSR0(1)) >> 24) & 0x03; in mctl_channel_init()
H A Ddram_sun8i_a83t.c345 low_data_lines_status = (readl(DXnGSR0(0)) >> 24) & 0x03; in mctl_channel_init()
346 high_data_lines_status = (readl(DXnGSR0(1)) >> 24) & 0x03; in mctl_channel_init()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun8i_a33.h148 #define DXnGSR0(x) (SUNXI_DRAM_CTL0_BASE + 0x00000348 + 0x80 * x) macro
H A Ddram_sun8i_a83t.h153 #define DXnGSR0(x) (SUNXI_DRAM_CTL0_BASE + 0x00000348 + 0x80 * x) macro