Home
last modified time | relevance | path

Searched hist:"95 fe195d53c8f6e83f3b88594ac4bc5952f4634e" (Results 1 – 4 of 4) sorted by relevance

/rk3399_ARM-atf/include/lib/cpus/aarch64/
H A Dcortex_a710.h95fe195d53c8f6e83f3b88594ac4bc5952f4634e Thu Sep 16 22:27:53 UTC 2021 nayanpatel-arm <nayankumar.patel@arm.com> errata: workaround for Cortex-A710 erratum 2083908

Cortex-A710 erratum 2083908 is a Cat B erratum that applies to
revision r2p0 and is still open. The workaround is to set
CPUACTLR5_EL1[13] to 1.

SDEN can be found here:
https://developer.arm.com/documentation/SDEN1775101/latest

Signed-off-by: nayanpatel-arm <nayankumar.patel@arm.com>
Change-Id: I876d26a7ac6ab0d7c567a9ec9f34fc0f952589d8
/rk3399_ARM-atf/lib/cpus/aarch64/
H A Dcortex_a710.S95fe195d53c8f6e83f3b88594ac4bc5952f4634e Thu Sep 16 22:27:53 UTC 2021 nayanpatel-arm <nayankumar.patel@arm.com> errata: workaround for Cortex-A710 erratum 2083908

Cortex-A710 erratum 2083908 is a Cat B erratum that applies to
revision r2p0 and is still open. The workaround is to set
CPUACTLR5_EL1[13] to 1.

SDEN can be found here:
https://developer.arm.com/documentation/SDEN1775101/latest

Signed-off-by: nayanpatel-arm <nayankumar.patel@arm.com>
Change-Id: I876d26a7ac6ab0d7c567a9ec9f34fc0f952589d8
/rk3399_ARM-atf/docs/design/
H A Dcpu-specific-build-macros.rst95fe195d53c8f6e83f3b88594ac4bc5952f4634e Thu Sep 16 22:27:53 UTC 2021 nayanpatel-arm <nayankumar.patel@arm.com> errata: workaround for Cortex-A710 erratum 2083908

Cortex-A710 erratum 2083908 is a Cat B erratum that applies to
revision r2p0 and is still open. The workaround is to set
CPUACTLR5_EL1[13] to 1.

SDEN can be found here:
https://developer.arm.com/documentation/SDEN1775101/latest

Signed-off-by: nayanpatel-arm <nayankumar.patel@arm.com>
Change-Id: I876d26a7ac6ab0d7c567a9ec9f34fc0f952589d8
/rk3399_ARM-atf/lib/cpus/
H A Dcpu-ops.mk95fe195d53c8f6e83f3b88594ac4bc5952f4634e Thu Sep 16 22:27:53 UTC 2021 nayanpatel-arm <nayankumar.patel@arm.com> errata: workaround for Cortex-A710 erratum 2083908

Cortex-A710 erratum 2083908 is a Cat B erratum that applies to
revision r2p0 and is still open. The workaround is to set
CPUACTLR5_EL1[13] to 1.

SDEN can be found here:
https://developer.arm.com/documentation/SDEN1775101/latest

Signed-off-by: nayanpatel-arm <nayankumar.patel@arm.com>
Change-Id: I876d26a7ac6ab0d7c567a9ec9f34fc0f952589d8