Home
last modified time | relevance | path

Searched hist:"3 c60749b0665202f628e9eb8a999ec363baa3bbd" (Results 1 – 1 of 1) sorted by relevance

/rk3399_ARM-atf/plat/nxp/s32/s32g274ardb2/
H A Dplat_bl2_el3_setup.c3c60749b0665202f628e9eb8a999ec363baa3bbd Wed Jun 11 12:12:13 UTC 2025 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com> feat(s32g274ardb): set the system counter rate

Generic timer initialization at the BL2 stage is incomplete without
configuring the system counter frequency. This configuration is
performed by the PSCI layer in BL31.

Change-Id: I134cffe47819061f1608386cf98a39014cd12396
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>