Searched defs:mul (Results 1 – 8 of 8) sorted by relevance
| /rk3399_rockchip-uboot/include/linux/ |
| H A D | math64.h | 150 static inline u64 mul_u64_u32_shr(u64 a, u32 mul, unsigned int shift) in mul_u64_u32_shr()
157 static inline u64 mul_u64_u64_shr(u64 a, u64 mul, unsigned int shift) in mul_u64_u64_shr()
166 static inline u64 mul_u64_u32_shr(u64 a, u32 mul, unsigned int shift) in mul_u64_u32_shr()
229 static inline u64 mul_u64_u32_div(u64 a, u32 mul, u32 divisor) in mul_u64_u32_div()
|
| /rk3399_rockchip-uboot/arch/arm/mach-at91/arm920t/ |
| H A D | clock.c | 44 unsigned i, div = 0, mul = 0, diff = 1 << 30; in at91_pll_calc() local
93 unsigned mul, div; in at91_pll_rate() local
|
| /rk3399_rockchip-uboot/arch/arm/mach-at91/arm926ejs/ |
| H A D | clock.c | 44 unsigned i, div = 0, mul = 0, diff = 1 << 30; in at91_pll_calc() local
101 unsigned mul, div; in at91_pll_rate() local
|
| /rk3399_rockchip-uboot/drivers/clk/ |
| H A D | clk_boston.c | 32 uint32_t in_rate, mul, div; in clk_boston_get_rate() local
|
| H A D | clk_zynq.c | 134 u32 clk_ctrl, reset, pwrdwn, mul, bypass; in zynq_clk_get_pll_rate() local
|
| H A D | clk_pic32.c | 283 u32 v, idiv, mul; in pic32_get_mpll_rate() local
|
| H A D | clk_zynqmp.c | 312 u32 clk_ctrl, reset, mul; in zynqmp_clk_get_pll_rate() local
|
| /rk3399_rockchip-uboot/arch/arm/mach-at91/armv7/ |
| H A D | clock.c | 42 unsigned mul, div; in at91_pll_rate() local
|