Searched refs:VOP_DC2MVD_FLD_SEL (Results 1 – 8 of 8) sorted by relevance
| /utopia/UTPA2-700.0.x/modules/mvop/hal/mooney/mvop/ |
| H A D | regMVOP.h | 316 #define VOP_DC2MVD_FLD_SEL (BIT0) //from maxim, able to control field timing. macro
|
| H A D | halMVOP.c | 1335 HAL_WriteRegBit(VOP_MIRROR_CFG_HI, 0, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_SetOutputTiming() 2985 HAL_WriteRegBit(VOP_MIRROR_CFG_HI, 1, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_ResetReg() 3085 HAL_WriteRegBit(SUB_REG(VOP_MIRROR_CFG_HI), 1, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_ResetReg() 4369 HAL_WriteRegBit(SUB_REG(VOP_MIRROR_CFG_HI), 0, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_SubSetOutputTiming()
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/M7621/mvop/ |
| H A D | regMVOP.h | 317 #define VOP_DC2MVD_FLD_SEL (BIT0) //from maxim, able to control field timing. macro
|
| H A D | halMVOP.c | 1408 HAL_WriteRegBit(VOP_MIRROR_CFG_HI, 0, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_SetOutputTiming() 3154 HAL_WriteRegBit(VOP_MIRROR_CFG_HI, 1, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_ResetReg() 3261 HAL_WriteRegBit(SUB_REG(VOP_MIRROR_CFG_HI), 1, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_ResetReg() 4705 HAL_WriteRegBit(SUB_REG(VOP_MIRROR_CFG_HI), 0, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_SubSetOutputTiming()
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/maxim/mvop/ |
| H A D | regMVOP.h | 317 #define VOP_DC2MVD_FLD_SEL (BIT0) //from maxim, able to control field timing. macro
|
| H A D | halMVOP.c | 1429 HAL_WriteRegBit(VOP_MIRROR_CFG_HI, 0, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_SetOutputTiming() 3203 HAL_WriteRegBit(VOP_MIRROR_CFG_HI, 1, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_ResetReg() 3316 HAL_WriteRegBit(SUB_REG(VOP_MIRROR_CFG_HI), 1, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_ResetReg() 4819 HAL_WriteRegBit(SUB_REG(VOP_MIRROR_CFG_HI), 0, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_SubSetOutputTiming()
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/k7u/mvop/ |
| H A D | regMVOP.h | 329 #define VOP_DC2MVD_FLD_SEL (BIT0) //from maxim, able to control field timing. macro
|
| H A D | halMVOP.c | 1347 HAL_WriteRegBit(VOP_MIRROR_CFG_HI, 0, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_SetOutputTiming() 3255 HAL_WriteRegBit(VOP_MIRROR_CFG_HI, 1, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_ResetReg() 3361 HAL_WriteRegBit(SUB_REG(VOP_MIRROR_CFG_HI), 1, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_ResetReg() 4804 HAL_WriteRegBit(SUB_REG(VOP_MIRROR_CFG_HI), 0, VOP_DC2MVD_FLD_SEL); in HAL_MVOP_SubSetOutputTiming()
|