Home
last modified time | relevance | path

Searched refs:SC_MAINWIN_IPMUX_HDR (Results 1 – 8 of 8) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_mux.c559 … Hal_SC_mux_set_mainwin_ip_mux(pInstance, SC_MAINWIN_IPMUX_HDR, SC_MAINWIN_IPMUX_HDMI_DVI); in Hal_SC_mux_dispatch()
611 Hal_SC_mux_set_mainwin_ip_mux(pInstance, SC_MAINWIN_IPMUX_HDR, SC_CLK_DC0); in Hal_SC_mux_dispatch()
613 Hal_SC_mux_set_mainwin_ip_mux(pInstance, SC_MAINWIN_IPMUX_HDR, SC_CLK_DC1); in Hal_SC_mux_dispatch()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_mux.c555 … Hal_SC_mux_set_mainwin_ip_mux(pInstance, SC_MAINWIN_IPMUX_HDR, SC_MAINWIN_IPMUX_HDMI_DVI); in Hal_SC_mux_dispatch()
606 Hal_SC_mux_set_mainwin_ip_mux(pInstance, SC_MAINWIN_IPMUX_HDR, SC_CLK_DC0); in Hal_SC_mux_dispatch()
608 Hal_SC_mux_set_mainwin_ip_mux(pInstance, SC_MAINWIN_IPMUX_HDR, SC_CLK_DC1); in Hal_SC_mux_dispatch()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_mux.c597 Hal_SC_mux_set_mainwin_ip_mux(pInstance, SC_MAINWIN_IPMUX_HDR, SC_CLK_DC0); in Hal_SC_mux_dispatch()
599 Hal_SC_mux_set_mainwin_ip_mux(pInstance, SC_MAINWIN_IPMUX_HDR, SC_CLK_DC1); in Hal_SC_mux_dispatch()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_mux.c597 Hal_SC_mux_set_mainwin_ip_mux(pInstance, SC_MAINWIN_IPMUX_HDR, SC_CLK_DC0); in Hal_SC_mux_dispatch()
599 Hal_SC_mux_set_mainwin_ip_mux(pInstance, SC_MAINWIN_IPMUX_HDR, SC_CLK_DC1); in Hal_SC_mux_dispatch()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dmhal_mux.h178 SC_MAINWIN_IPMUX_HDR = 6, ///< HDR output enumerator
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dmhal_mux.h178 SC_MAINWIN_IPMUX_HDR = 6, ///< HDR output enumerator
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dmhal_mux.h178 SC_MAINWIN_IPMUX_HDR = 6, ///< HDR output enumerator
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dmhal_mux.h178 SC_MAINWIN_IPMUX_HDR = 6, ///< HDR output enumerator