Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC2_04_L (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c141 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x01/*ALL*/, },
142 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0xF8/*ALL*/, },
181 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x01/*ALL*/, },
182 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0xF8/*ALL*/, },
221 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x01/*ALL*/, },
222 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0xF8/*ALL*/, },
261 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x02/*ALL*/, },
262 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0x78/*ALL*/, },
301 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x05/*ALL*/, },
302 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0x78/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c141 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x01/*ALL*/, },
142 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0xF8/*ALL*/, },
181 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x01/*ALL*/, },
182 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0xF8/*ALL*/, },
221 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x01/*ALL*/, },
222 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0xF8/*ALL*/, },
261 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x02/*ALL*/, },
262 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0x78/*ALL*/, },
301 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x05/*ALL*/, },
302 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0x78/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c141 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x01/*ALL*/, },
142 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0xF8/*ALL*/, },
181 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x01/*ALL*/, },
182 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0xF8/*ALL*/, },
221 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x01/*ALL*/, },
222 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0xF8/*ALL*/, },
261 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x02/*ALL*/, },
262 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0x78/*ALL*/, },
301 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x05/*ALL*/, },
302 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0x78/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c141 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x01/*ALL*/, },
142 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0xF8/*ALL*/, },
181 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x01/*ALL*/, },
182 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0xF8/*ALL*/, },
221 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x01/*ALL*/, },
222 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0xF8/*ALL*/, },
261 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x02/*ALL*/, },
262 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0x78/*ALL*/, },
301 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0x07, 0x05/*ALL*/, },
302 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_L), 0xF8, 0x78/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h750 #define REG_TC_VE_ENC2_04_L (REG_TC_VE_ENC2_BASE + 0x08) macro
H A Dmdrv_dcs_tbl.h851 #define REG_TC_VE_ENC2_04_L (REG_TC_VE_ENC2_BASE + 0x08) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h750 #define REG_TC_VE_ENC2_04_L (REG_TC_VE_ENC2_BASE + 0x08) macro
H A Dmdrv_dcs_tbl.h851 #define REG_TC_VE_ENC2_04_L (REG_TC_VE_ENC2_BASE + 0x08) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h750 #define REG_TC_VE_ENC2_04_L (REG_TC_VE_ENC2_BASE + 0x08) macro
H A Dmdrv_dcs_tbl.h851 #define REG_TC_VE_ENC2_04_L (REG_TC_VE_ENC2_BASE + 0x08) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h750 #define REG_TC_VE_ENC2_04_L (REG_TC_VE_ENC2_BASE + 0x08) macro
H A Dmdrv_dcs_tbl.h851 #define REG_TC_VE_ENC2_04_L (REG_TC_VE_ENC2_BASE + 0x08) macro