Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC2_02_L (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c118 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x25/*ALL*/, },
119 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
158 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x25/*ALL*/, },
159 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
198 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x21/*ALL*/, },
199 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
238 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x21/*ALL*/, },
239 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
278 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x1A/*ALL*/, },
279 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x80/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c118 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x25/*ALL*/, },
119 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
158 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x25/*ALL*/, },
159 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
198 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x21/*ALL*/, },
199 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
238 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x21/*ALL*/, },
239 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
278 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x1A/*ALL*/, },
279 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x80/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c118 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x25/*ALL*/, },
119 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
158 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x25/*ALL*/, },
159 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
198 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x21/*ALL*/, },
199 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
238 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x21/*ALL*/, },
239 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
278 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x1A/*ALL*/, },
279 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x80/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c118 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x25/*ALL*/, },
119 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
158 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x25/*ALL*/, },
159 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
198 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x21/*ALL*/, },
199 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
238 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x21/*ALL*/, },
239 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
278 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x1A/*ALL*/, },
279 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x80/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h746 #define REG_TC_VE_ENC2_02_L (REG_TC_VE_ENC2_BASE + 0x04) macro
H A Dmdrv_dcs_tbl.h847 #define REG_TC_VE_ENC2_02_L (REG_TC_VE_ENC2_BASE + 0x04) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h746 #define REG_TC_VE_ENC2_02_L (REG_TC_VE_ENC2_BASE + 0x04) macro
H A Dmdrv_dcs_tbl.h847 #define REG_TC_VE_ENC2_02_L (REG_TC_VE_ENC2_BASE + 0x04) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h746 #define REG_TC_VE_ENC2_02_L (REG_TC_VE_ENC2_BASE + 0x04) macro
H A Dmdrv_dcs_tbl.h847 #define REG_TC_VE_ENC2_02_L (REG_TC_VE_ENC2_BASE + 0x04) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h746 #define REG_TC_VE_ENC2_02_L (REG_TC_VE_ENC2_BASE + 0x04) macro
H A Dmdrv_dcs_tbl.h847 #define REG_TC_VE_ENC2_02_L (REG_TC_VE_ENC2_BASE + 0x04) macro