Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC2_01_L (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c115 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x1D/*ALL*/, },
116 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
155 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x1D/*ALL*/, },
156 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
195 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x17/*ALL*/, },
196 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
235 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x17/*ALL*/, },
236 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
275 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x2F/*ALL*/, },
276 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x80/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c115 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x1D/*ALL*/, },
116 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
155 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x1D/*ALL*/, },
156 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
195 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x17/*ALL*/, },
196 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
235 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x17/*ALL*/, },
236 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
275 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x2F/*ALL*/, },
276 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x80/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c115 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x1D/*ALL*/, },
116 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
155 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x1D/*ALL*/, },
156 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
195 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x17/*ALL*/, },
196 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
235 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x17/*ALL*/, },
236 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
275 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x2F/*ALL*/, },
276 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x80/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c115 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x1D/*ALL*/, },
116 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
155 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x1D/*ALL*/, },
156 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
195 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x17/*ALL*/, },
196 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
235 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x17/*ALL*/, },
236 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
275 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x2F/*ALL*/, },
276 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x80/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h744 #define REG_TC_VE_ENC2_01_L (REG_TC_VE_ENC2_BASE + 0x02) macro
H A Dmdrv_dcs_tbl.h845 #define REG_TC_VE_ENC2_01_L (REG_TC_VE_ENC2_BASE + 0x02) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h744 #define REG_TC_VE_ENC2_01_L (REG_TC_VE_ENC2_BASE + 0x02) macro
H A Dmdrv_dcs_tbl.h845 #define REG_TC_VE_ENC2_01_L (REG_TC_VE_ENC2_BASE + 0x02) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h744 #define REG_TC_VE_ENC2_01_L (REG_TC_VE_ENC2_BASE + 0x02) macro
H A Dmdrv_dcs_tbl.h845 #define REG_TC_VE_ENC2_01_L (REG_TC_VE_ENC2_BASE + 0x02) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h744 #define REG_TC_VE_ENC2_01_L (REG_TC_VE_ENC2_BASE + 0x02) macro
H A Dmdrv_dcs_tbl.h845 #define REG_TC_VE_ENC2_01_L (REG_TC_VE_ENC2_BASE + 0x02) macro