Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC2_01_H (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c117 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
157 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
197 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x05/*ALL*/, },
237 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x05/*ALL*/, },
277 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x0A/*ALL*/, },
317 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
357 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x05/*ALL*/, },
397 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x08/*ALL*/, },
437 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x08/*ALL*/, },
477 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x08/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c117 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
157 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
197 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x05/*ALL*/, },
237 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x05/*ALL*/, },
277 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x0A/*ALL*/, },
317 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
357 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x05/*ALL*/, },
397 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x08/*ALL*/, },
437 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x08/*ALL*/, },
477 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x08/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c117 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
157 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
197 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x05/*ALL*/, },
237 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x05/*ALL*/, },
277 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x0A/*ALL*/, },
317 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
357 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x05/*ALL*/, },
397 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x08/*ALL*/, },
437 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x08/*ALL*/, },
477 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x08/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c117 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
157 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
197 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x05/*ALL*/, },
237 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x05/*ALL*/, },
277 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x0A/*ALL*/, },
317 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
357 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x05/*ALL*/, },
397 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x08/*ALL*/, },
437 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x08/*ALL*/, },
477 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x08/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h745 #define REG_TC_VE_ENC2_01_H (REG_TC_VE_ENC2_BASE + 0x03) macro
H A Dmdrv_dcs_tbl.h846 #define REG_TC_VE_ENC2_01_H (REG_TC_VE_ENC2_BASE + 0x03) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h745 #define REG_TC_VE_ENC2_01_H (REG_TC_VE_ENC2_BASE + 0x03) macro
H A Dmdrv_dcs_tbl.h846 #define REG_TC_VE_ENC2_01_H (REG_TC_VE_ENC2_BASE + 0x03) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h745 #define REG_TC_VE_ENC2_01_H (REG_TC_VE_ENC2_BASE + 0x03) macro
H A Dmdrv_dcs_tbl.h846 #define REG_TC_VE_ENC2_01_H (REG_TC_VE_ENC2_BASE + 0x03) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h745 #define REG_TC_VE_ENC2_01_H (REG_TC_VE_ENC2_BASE + 0x03) macro
H A Dmdrv_dcs_tbl.h846 #define REG_TC_VE_ENC2_01_H (REG_TC_VE_ENC2_BASE + 0x03) macro