Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC2_00_L (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c138 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x28/*ALL*/, },
139 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
178 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x28/*ALL*/, },
179 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
218 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x28/*ALL*/, },
219 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
258 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x14/*ALL*/, },
259 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
298 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x08/*ALL*/, },
299 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c138 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x28/*ALL*/, },
139 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
178 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x28/*ALL*/, },
179 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
218 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x28/*ALL*/, },
219 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
258 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x14/*ALL*/, },
259 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
298 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x08/*ALL*/, },
299 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c138 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x28/*ALL*/, },
139 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
178 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x28/*ALL*/, },
179 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
218 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x28/*ALL*/, },
219 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
258 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x14/*ALL*/, },
259 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
298 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x08/*ALL*/, },
299 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c138 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x28/*ALL*/, },
139 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
178 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x28/*ALL*/, },
179 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
218 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x28/*ALL*/, },
219 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
258 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x14/*ALL*/, },
259 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
298 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x7F, 0x08/*ALL*/, },
299 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_00_L), 0x80, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h742 #define REG_TC_VE_ENC2_00_L (REG_TC_VE_ENC2_BASE + 0x00) macro
H A Dmdrv_dcs_tbl.h843 #define REG_TC_VE_ENC2_00_L (REG_TC_VE_ENC2_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h742 #define REG_TC_VE_ENC2_00_L (REG_TC_VE_ENC2_BASE + 0x00) macro
H A Dmdrv_dcs_tbl.h843 #define REG_TC_VE_ENC2_00_L (REG_TC_VE_ENC2_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h742 #define REG_TC_VE_ENC2_00_L (REG_TC_VE_ENC2_BASE + 0x00) macro
H A Dmdrv_dcs_tbl.h843 #define REG_TC_VE_ENC2_00_L (REG_TC_VE_ENC2_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h742 #define REG_TC_VE_ENC2_00_L (REG_TC_VE_ENC2_BASE + 0x00) macro
H A Dmdrv_dcs_tbl.h843 #define REG_TC_VE_ENC2_00_L (REG_TC_VE_ENC2_BASE + 0x00) macro