| /utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/ |
| H A D | mdrv_macrovision_tbl.c | 136 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 176 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 216 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 256 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 296 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x94/*ALL*/, }, 336 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 376 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 416 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x9D/*ALL*/, }, 456 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x9D/*ALL*/, }, 496 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x8E/*ALL*/, }, [all …]
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/ |
| H A D | mdrv_macrovision_tbl.c | 136 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 176 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 216 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 256 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 296 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x94/*ALL*/, }, 336 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 376 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 416 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x9D/*ALL*/, }, 456 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x9D/*ALL*/, }, 496 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x8E/*ALL*/, }, [all …]
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/ |
| H A D | mdrv_macrovision_tbl.c | 136 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 176 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 216 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 256 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 296 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x94/*ALL*/, }, 336 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 376 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 416 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x9D/*ALL*/, }, 456 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x9D/*ALL*/, }, 496 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x8E/*ALL*/, }, [all …]
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/ |
| H A D | mdrv_macrovision_tbl.c | 136 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 176 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 216 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 256 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 296 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x94/*ALL*/, }, 336 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 376 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x85/*ALL*/, }, 416 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x9D/*ALL*/, }, 456 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x9D/*ALL*/, }, 496 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_L), 0xFF, 0x8E/*ALL*/, }, [all …]
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/ |
| H A D | mdrv_macrovision_tbl.h | 739 #define REG_TC_VE_ENC1_7F_L (REG_TC_VE_ENC1_BASE + 0xFE) macro
|
| H A D | mdrv_dcs_tbl.h | 839 #define REG_TC_VE_ENC1_7F_L (REG_TC_VE_ENC1_BASE + 0xFE)
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/ |
| H A D | mdrv_macrovision_tbl.h | 739 #define REG_TC_VE_ENC1_7F_L (REG_TC_VE_ENC1_BASE + 0xFE) macro
|
| H A D | mdrv_dcs_tbl.h | 839 #define REG_TC_VE_ENC1_7F_L (REG_TC_VE_ENC1_BASE + 0xFE)
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/ |
| H A D | mdrv_macrovision_tbl.h | 739 #define REG_TC_VE_ENC1_7F_L (REG_TC_VE_ENC1_BASE + 0xFE) macro
|
| H A D | mdrv_dcs_tbl.h | 839 #define REG_TC_VE_ENC1_7F_L (REG_TC_VE_ENC1_BASE + 0xFE)
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/ |
| H A D | mdrv_macrovision_tbl.h | 739 #define REG_TC_VE_ENC1_7F_L (REG_TC_VE_ENC1_BASE + 0xFE) macro
|
| H A D | mdrv_dcs_tbl.h | 839 #define REG_TC_VE_ENC1_7F_L (REG_TC_VE_ENC1_BASE + 0xFE)
|