| /utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/ |
| H A D | mdrv_macrovision_tbl.c | 137 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 177 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 217 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 257 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xEC/*ALL*/, }, 297 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xF7/*ALL*/, }, 337 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 377 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xEC/*ALL*/, }, 417 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xDC/*ALL*/, }, 457 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xDC/*ALL*/, }, 497 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xF1/*ALL*/, }, [all …]
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/ |
| H A D | mdrv_macrovision_tbl.c | 137 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 177 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 217 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 257 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xEC/*ALL*/, }, 297 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xF7/*ALL*/, }, 337 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 377 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xEC/*ALL*/, }, 417 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xDC/*ALL*/, }, 457 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xDC/*ALL*/, }, 497 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xF1/*ALL*/, }, [all …]
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/ |
| H A D | mdrv_macrovision_tbl.c | 137 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 177 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 217 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 257 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xEC/*ALL*/, }, 297 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xF7/*ALL*/, }, 337 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 377 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xEC/*ALL*/, }, 417 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xDC/*ALL*/, }, 457 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xDC/*ALL*/, }, 497 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xF1/*ALL*/, }, [all …]
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/ |
| H A D | mdrv_macrovision_tbl.c | 137 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 177 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 217 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 257 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xEC/*ALL*/, }, 297 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xF7/*ALL*/, }, 337 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xD4/*ALL*/, }, 377 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xEC/*ALL*/, }, 417 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xDC/*ALL*/, }, 457 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xDC/*ALL*/, }, 497 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7F_H), 0xFF, 0xF1/*ALL*/, }, [all …]
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/ |
| H A D | mdrv_macrovision_tbl.h | 740 #define REG_TC_VE_ENC1_7F_H (REG_TC_VE_ENC1_BASE + 0xFF) macro
|
| H A D | mdrv_dcs_tbl.h | 840 #define REG_TC_VE_ENC1_7F_H (REG_TC_VE_ENC1_BASE + 0xFF)
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/ |
| H A D | mdrv_macrovision_tbl.h | 740 #define REG_TC_VE_ENC1_7F_H (REG_TC_VE_ENC1_BASE + 0xFF) macro
|
| H A D | mdrv_dcs_tbl.h | 840 #define REG_TC_VE_ENC1_7F_H (REG_TC_VE_ENC1_BASE + 0xFF)
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/ |
| H A D | mdrv_macrovision_tbl.h | 740 #define REG_TC_VE_ENC1_7F_H (REG_TC_VE_ENC1_BASE + 0xFF) macro
|
| H A D | mdrv_dcs_tbl.h | 840 #define REG_TC_VE_ENC1_7F_H (REG_TC_VE_ENC1_BASE + 0xFF)
|
| /utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/ |
| H A D | mdrv_macrovision_tbl.h | 740 #define REG_TC_VE_ENC1_7F_H (REG_TC_VE_ENC1_BASE + 0xFF) macro
|
| H A D | mdrv_dcs_tbl.h | 840 #define REG_TC_VE_ENC1_7F_H (REG_TC_VE_ENC1_BASE + 0xFF)
|