Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC1_7D_L (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c135 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
175 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
215 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
255 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x91/*ALL*/, },
295 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x70/*ALL*/, },
335 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
375 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x91/*ALL*/, },
415 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
455 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
495 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0xF0/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c135 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
175 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
215 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
255 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x91/*ALL*/, },
295 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x70/*ALL*/, },
335 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
375 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x91/*ALL*/, },
415 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
455 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
495 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0xF0/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c135 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
175 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
215 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
255 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x91/*ALL*/, },
295 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x70/*ALL*/, },
335 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
375 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x91/*ALL*/, },
415 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
455 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
495 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0xF0/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c135 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
175 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
215 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
255 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x91/*ALL*/, },
295 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x70/*ALL*/, },
335 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
375 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x91/*ALL*/, },
415 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
455 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0x60/*ALL*/, },
495 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_L), 0xFF, 0xF0/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h735 #define REG_TC_VE_ENC1_7D_L (REG_TC_VE_ENC1_BASE + 0xFA) macro
H A Dmdrv_dcs_tbl.h835 #define REG_TC_VE_ENC1_7D_L (REG_TC_VE_ENC1_BASE + 0xFA)
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h735 #define REG_TC_VE_ENC1_7D_L (REG_TC_VE_ENC1_BASE + 0xFA) macro
H A Dmdrv_dcs_tbl.h835 #define REG_TC_VE_ENC1_7D_L (REG_TC_VE_ENC1_BASE + 0xFA)
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h735 #define REG_TC_VE_ENC1_7D_L (REG_TC_VE_ENC1_BASE + 0xFA) macro
H A Dmdrv_dcs_tbl.h835 #define REG_TC_VE_ENC1_7D_L (REG_TC_VE_ENC1_BASE + 0xFA)
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h735 #define REG_TC_VE_ENC1_7D_L (REG_TC_VE_ENC1_BASE + 0xFA) macro
H A Dmdrv_dcs_tbl.h835 #define REG_TC_VE_ENC1_7D_L (REG_TC_VE_ENC1_BASE + 0xFA)