Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC1_7C_L (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c133 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
173 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
213 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
253 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
293 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x23/*ALL*/, },
333 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
373 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
413 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0xFE/*ALL*/, },
453 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0xFE/*ALL*/, },
493 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x53/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c133 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
173 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
213 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
253 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
293 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x23/*ALL*/, },
333 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
373 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
413 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0xFE/*ALL*/, },
453 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0xFE/*ALL*/, },
493 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x53/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c133 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
173 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
213 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
253 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
293 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x23/*ALL*/, },
333 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
373 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
413 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0xFE/*ALL*/, },
453 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0xFE/*ALL*/, },
493 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x53/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c133 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
173 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
213 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
253 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
293 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x23/*ALL*/, },
333 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
373 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x0F/*ALL*/, },
413 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0xFE/*ALL*/, },
453 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0xFE/*ALL*/, },
493 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7C_L), 0xFF, 0x53/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h733 #define REG_TC_VE_ENC1_7C_L (REG_TC_VE_ENC1_BASE + 0xF8) macro
H A Dmdrv_dcs_tbl.h833 #define REG_TC_VE_ENC1_7C_L (REG_TC_VE_ENC1_BASE + 0xF8)
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h733 #define REG_TC_VE_ENC1_7C_L (REG_TC_VE_ENC1_BASE + 0xF8) macro
H A Dmdrv_dcs_tbl.h833 #define REG_TC_VE_ENC1_7C_L (REG_TC_VE_ENC1_BASE + 0xF8)
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h733 #define REG_TC_VE_ENC1_7C_L (REG_TC_VE_ENC1_BASE + 0xF8) macro
H A Dmdrv_dcs_tbl.h833 #define REG_TC_VE_ENC1_7C_L (REG_TC_VE_ENC1_BASE + 0xF8)
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h733 #define REG_TC_VE_ENC1_7C_L (REG_TC_VE_ENC1_BASE + 0xF8) macro
H A Dmdrv_dcs_tbl.h833 #define REG_TC_VE_ENC1_7C_L (REG_TC_VE_ENC1_BASE + 0xF8)