Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC1_7B_L (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c131 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
171 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
211 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
251 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x07/*ALL*/, },
291 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0xCF/*ALL*/, },
331 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
371 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x07/*ALL*/, },
411 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x54/*ALL*/, },
451 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x54/*ALL*/, },
491 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x43/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c131 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
171 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
211 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
251 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x07/*ALL*/, },
291 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0xCF/*ALL*/, },
331 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
371 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x07/*ALL*/, },
411 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x54/*ALL*/, },
451 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x54/*ALL*/, },
491 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x43/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c131 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
171 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
211 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
251 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x07/*ALL*/, },
291 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0xCF/*ALL*/, },
331 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
371 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x07/*ALL*/, },
411 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x54/*ALL*/, },
451 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x54/*ALL*/, },
491 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x43/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c131 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
171 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
211 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
251 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x07/*ALL*/, },
291 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0xCF/*ALL*/, },
331 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x00/*ALL*/, },
371 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x07/*ALL*/, },
411 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x54/*ALL*/, },
451 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x54/*ALL*/, },
491 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_L), 0xFF, 0x43/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h731 #define REG_TC_VE_ENC1_7B_L (REG_TC_VE_ENC1_BASE + 0xF6) macro
H A Dmdrv_dcs_tbl.h831 #define REG_TC_VE_ENC1_7B_L (REG_TC_VE_ENC1_BASE + 0xF6)
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h731 #define REG_TC_VE_ENC1_7B_L (REG_TC_VE_ENC1_BASE + 0xF6) macro
H A Dmdrv_dcs_tbl.h831 #define REG_TC_VE_ENC1_7B_L (REG_TC_VE_ENC1_BASE + 0xF6)
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h731 #define REG_TC_VE_ENC1_7B_L (REG_TC_VE_ENC1_BASE + 0xF6) macro
H A Dmdrv_dcs_tbl.h831 #define REG_TC_VE_ENC1_7B_L (REG_TC_VE_ENC1_BASE + 0xF6)
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h731 #define REG_TC_VE_ENC1_7B_L (REG_TC_VE_ENC1_BASE + 0xF6) macro
H A Dmdrv_dcs_tbl.h831 #define REG_TC_VE_ENC1_7B_L (REG_TC_VE_ENC1_BASE + 0xF6)