Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC1_7B_H (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c132 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
172 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
212 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
252 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x7E/*ALL*/, },
292 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x6D/*ALL*/, },
332 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
372 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x7E/*ALL*/, },
412 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x01/*ALL*/, },
452 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x01/*ALL*/, },
492 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x1F/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c132 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
172 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
212 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
252 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x7E/*ALL*/, },
292 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x6D/*ALL*/, },
332 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
372 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x7E/*ALL*/, },
412 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x01/*ALL*/, },
452 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x01/*ALL*/, },
492 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x1F/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c132 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
172 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
212 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
252 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x7E/*ALL*/, },
292 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x6D/*ALL*/, },
332 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
372 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x7E/*ALL*/, },
412 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x01/*ALL*/, },
452 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x01/*ALL*/, },
492 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x1F/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c132 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
172 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
212 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
252 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x7E/*ALL*/, },
292 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x6D/*ALL*/, },
332 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x00/*ALL*/, },
372 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x7E/*ALL*/, },
412 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x01/*ALL*/, },
452 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x01/*ALL*/, },
492 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7B_H), 0x7F, 0x1F/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h732 #define REG_TC_VE_ENC1_7B_H (REG_TC_VE_ENC1_BASE + 0xF7) macro
H A Dmdrv_dcs_tbl.h832 #define REG_TC_VE_ENC1_7B_H (REG_TC_VE_ENC1_BASE + 0xF7)
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h732 #define REG_TC_VE_ENC1_7B_H (REG_TC_VE_ENC1_BASE + 0xF7) macro
H A Dmdrv_dcs_tbl.h832 #define REG_TC_VE_ENC1_7B_H (REG_TC_VE_ENC1_BASE + 0xF7)
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h732 #define REG_TC_VE_ENC1_7B_H (REG_TC_VE_ENC1_BASE + 0xF7) macro
H A Dmdrv_dcs_tbl.h832 #define REG_TC_VE_ENC1_7B_H (REG_TC_VE_ENC1_BASE + 0xF7)
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h732 #define REG_TC_VE_ENC1_7B_H (REG_TC_VE_ENC1_BASE + 0xF7) macro
H A Dmdrv_dcs_tbl.h832 #define REG_TC_VE_ENC1_7B_H (REG_TC_VE_ENC1_BASE + 0xF7)