Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC1_79_L (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c126 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1B/*ALL*/, },
127 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x00/*ALL*/, },
166 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1B/*ALL*/, },
167 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x00/*ALL*/, },
206 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1B/*ALL*/, },
207 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x00/*ALL*/, },
246 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1C/*ALL*/, },
247 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0xC0/*ALL*/, },
286 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x25/*ALL*/, },
287 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x40/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c126 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1B/*ALL*/, },
127 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x00/*ALL*/, },
166 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1B/*ALL*/, },
167 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x00/*ALL*/, },
206 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1B/*ALL*/, },
207 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x00/*ALL*/, },
246 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1C/*ALL*/, },
247 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0xC0/*ALL*/, },
286 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x25/*ALL*/, },
287 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x40/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c126 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1B/*ALL*/, },
127 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x00/*ALL*/, },
166 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1B/*ALL*/, },
167 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x00/*ALL*/, },
206 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1B/*ALL*/, },
207 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x00/*ALL*/, },
246 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1C/*ALL*/, },
247 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0xC0/*ALL*/, },
286 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x25/*ALL*/, },
287 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x40/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c126 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1B/*ALL*/, },
127 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x00/*ALL*/, },
166 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1B/*ALL*/, },
167 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x00/*ALL*/, },
206 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1B/*ALL*/, },
207 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x00/*ALL*/, },
246 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x1C/*ALL*/, },
247 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0xC0/*ALL*/, },
286 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0x3F, 0x25/*ALL*/, },
287 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_79_L), 0xC0, 0x40/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h727 #define REG_TC_VE_ENC1_79_L (REG_TC_VE_ENC1_BASE + 0xF2) macro
H A Dmdrv_dcs_tbl.h827 #define REG_TC_VE_ENC1_79_L (REG_TC_VE_ENC1_BASE + 0xF2)
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h727 #define REG_TC_VE_ENC1_79_L (REG_TC_VE_ENC1_BASE + 0xF2) macro
H A Dmdrv_dcs_tbl.h827 #define REG_TC_VE_ENC1_79_L (REG_TC_VE_ENC1_BASE + 0xF2)
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h727 #define REG_TC_VE_ENC1_79_L (REG_TC_VE_ENC1_BASE + 0xF2) macro
H A Dmdrv_dcs_tbl.h827 #define REG_TC_VE_ENC1_79_L (REG_TC_VE_ENC1_BASE + 0xF2)
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h727 #define REG_TC_VE_ENC1_79_L (REG_TC_VE_ENC1_BASE + 0xF2) macro
H A Dmdrv_dcs_tbl.h827 #define REG_TC_VE_ENC1_79_L (REG_TC_VE_ENC1_BASE + 0xF2)