Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC1_78_L (Results 1 – 16 of 16) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c124 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
164 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
204 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
244 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
284 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
313 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x3E/*ALL*/, },
324 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
353 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x3E/*ALL*/, },
364 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
404 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dcs_tbl.c132 { DRV_DCS_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x00/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
248 { DRV_DCS_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x00/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c124 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
164 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
204 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
244 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
284 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
313 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x3E/*ALL*/, },
324 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
353 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x3E/*ALL*/, },
364 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
404 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dcs_tbl.c132 { DRV_DCS_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x00/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
248 { DRV_DCS_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x00/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c124 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
164 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
204 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
244 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
284 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
313 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x3E/*ALL*/, },
324 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
353 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x3E/*ALL*/, },
364 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
404 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dcs_tbl.c132 { DRV_DCS_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x00/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
248 { DRV_DCS_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x00/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c124 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
164 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
204 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
244 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
284 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
313 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x3E/*ALL*/, },
324 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
353 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x3E/*ALL*/, },
364 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
404 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_L), 0x00, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dcs_tbl.c132 { DRV_DCS_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x00/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
248 { DRV_DCS_REG(REG_TC_VE_ENC1_78_L), 0xFF, 0x00/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h725 #define REG_TC_VE_ENC1_78_L (REG_TC_VE_ENC1_BASE + 0xF0) macro
H A Dmdrv_dcs_tbl.h825 #define REG_TC_VE_ENC1_78_L (REG_TC_VE_ENC1_BASE + 0xF0)
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h725 #define REG_TC_VE_ENC1_78_L (REG_TC_VE_ENC1_BASE + 0xF0) macro
H A Dmdrv_dcs_tbl.h825 #define REG_TC_VE_ENC1_78_L (REG_TC_VE_ENC1_BASE + 0xF0)
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h725 #define REG_TC_VE_ENC1_78_L (REG_TC_VE_ENC1_BASE + 0xF0) macro
H A Dmdrv_dcs_tbl.h825 #define REG_TC_VE_ENC1_78_L (REG_TC_VE_ENC1_BASE + 0xF0)
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h725 #define REG_TC_VE_ENC1_78_L (REG_TC_VE_ENC1_BASE + 0xF0) macro
H A Dmdrv_dcs_tbl.h825 #define REG_TC_VE_ENC1_78_L (REG_TC_VE_ENC1_BASE + 0xF0)