Home
last modified time | relevance | path

Searched refs:REG_SCALER_BASE (Results 1 – 25 of 138) sorted by relevance

123456

/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dxc_Analog_Reg.h146 #define BK_SELECT_00 REG_SCALER_BASE
155 #define L_BK_GOPINT(x) BK_REG_L(REG_SCALER_BASE,x)
156 #define H_BK_GOPINT(x) BK_REG_H(REG_SCALER_BASE,x)
157 #define L_BK_SWRESET(x) BK_REG_L(REG_SCALER_BASE,x)
158 #define L_BK_IP1F2(x) BK_REG_L(REG_SCALER_BASE,x)
159 #define H_BK_IP1F2(x) BK_REG_H(REG_SCALER_BASE,x)
160 #define L_BK_IP2F2(x) BK_REG_L(REG_SCALER_BASE,x)
161 #define H_BK_IP2F2(x) BK_REG_H(REG_SCALER_BASE,x)
162 #define L_BK_IP1F1(x) BK_REG_L(REG_SCALER_BASE,x)
163 #define H_BK_IP1F1(x) BK_REG_H(REG_SCALER_BASE,x)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dxc_Analog_Reg.h146 #define BK_SELECT_00 REG_SCALER_BASE
155 #define L_BK_GOPINT(x) BK_REG_L(REG_SCALER_BASE,x)
156 #define H_BK_GOPINT(x) BK_REG_H(REG_SCALER_BASE,x)
157 #define L_BK_SWRESET(x) BK_REG_L(REG_SCALER_BASE,x)
158 #define L_BK_IP1F2(x) BK_REG_L(REG_SCALER_BASE,x)
159 #define H_BK_IP1F2(x) BK_REG_H(REG_SCALER_BASE,x)
160 #define L_BK_IP2F2(x) BK_REG_L(REG_SCALER_BASE,x)
161 #define H_BK_IP2F2(x) BK_REG_H(REG_SCALER_BASE,x)
162 #define L_BK_IP1F1(x) BK_REG_L(REG_SCALER_BASE,x)
163 #define H_BK_IP1F1(x) BK_REG_H(REG_SCALER_BASE,x)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dhwreg_frc_map.h13166 #define REG_SC_BKC6_00 (REG_SCALER_BASE+0xC600)
13167 #define REG_SC_BKC6_01 (REG_SCALER_BASE+0xC601)
13168 #define REG_SC_BKC6_02 (REG_SCALER_BASE+0xC602)
13169 #define REG_SC_BKC6_03 (REG_SCALER_BASE+0xC603)
13170 #define REG_SC_BKC6_04 (REG_SCALER_BASE+0xC604)
13171 #define REG_SC_BKC6_05 (REG_SCALER_BASE+0xC605)
13172 #define REG_SC_BKC6_06 (REG_SCALER_BASE+0xC606)
13173 #define REG_SC_BKC6_07 (REG_SCALER_BASE+0xC607)
13174 #define REG_SC_BKC6_08 (REG_SCALER_BASE+0xC608)
13175 #define REG_SC_BKC6_09 (REG_SCALER_BASE+0xC609)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dhwreg_frc_map.h13166 #define REG_SC_BKC6_00 (REG_SCALER_BASE+0xC600)
13167 #define REG_SC_BKC6_01 (REG_SCALER_BASE+0xC601)
13168 #define REG_SC_BKC6_02 (REG_SCALER_BASE+0xC602)
13169 #define REG_SC_BKC6_03 (REG_SCALER_BASE+0xC603)
13170 #define REG_SC_BKC6_04 (REG_SCALER_BASE+0xC604)
13171 #define REG_SC_BKC6_05 (REG_SCALER_BASE+0xC605)
13172 #define REG_SC_BKC6_06 (REG_SCALER_BASE+0xC606)
13173 #define REG_SC_BKC6_07 (REG_SCALER_BASE+0xC607)
13174 #define REG_SC_BKC6_08 (REG_SCALER_BASE+0xC608)
13175 #define REG_SC_BKC6_09 (REG_SCALER_BASE+0xC609)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_frc_map.h10839 #define REG_SC_BK4F_00 (REG_SCALER_BASE+0x4F00)
10840 #define REG_SC_BK4F_01 (REG_SCALER_BASE+0x4F01)
10841 #define REG_SC_BK4F_02 (REG_SCALER_BASE+0x4F02)
10842 #define REG_SC_BK4F_03 (REG_SCALER_BASE+0x4F03)
10843 #define REG_SC_BK4F_04 (REG_SCALER_BASE+0x4F04)
10844 #define REG_SC_BK4F_05 (REG_SCALER_BASE+0x4F05)
10845 #define REG_SC_BK4F_06 (REG_SCALER_BASE+0x4F06)
10846 #define REG_SC_BK4F_07 (REG_SCALER_BASE+0x4F07)
10847 #define REG_SC_BK4F_08 (REG_SCALER_BASE+0x4F08)
10848 #define REG_SC_BK4F_09 (REG_SCALER_BASE+0x4F09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_frc_map.h10839 #define REG_SC_BK4F_00 (REG_SCALER_BASE+0x4F00)
10840 #define REG_SC_BK4F_01 (REG_SCALER_BASE+0x4F01)
10841 #define REG_SC_BK4F_02 (REG_SCALER_BASE+0x4F02)
10842 #define REG_SC_BK4F_03 (REG_SCALER_BASE+0x4F03)
10843 #define REG_SC_BK4F_04 (REG_SCALER_BASE+0x4F04)
10844 #define REG_SC_BK4F_05 (REG_SCALER_BASE+0x4F05)
10845 #define REG_SC_BK4F_06 (REG_SCALER_BASE+0x4F06)
10846 #define REG_SC_BK4F_07 (REG_SCALER_BASE+0x4F07)
10847 #define REG_SC_BK4F_08 (REG_SCALER_BASE+0x4F08)
10848 #define REG_SC_BK4F_09 (REG_SCALER_BASE+0x4F09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/include/
H A Dxc_hwreg_utility2.h418 RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF)) << 1 , u16Val ) ; \
422 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ) << 1 ,…
428 ? RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) << 1 ) \
429 …: RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ) << 1 …
435 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) <<1, (MS_U16)((u32Val) & 0x0000FFFF) ) ;…
436 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + 2 ) << 1, (MS_U16)(((u32Val) >> 16) & 0x…
440 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ) <<1, (…
441 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) + 2 ) <<…
447 …? RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF)) << 1 ) | (MS_U32)(RIU_READ_2BYTE( (REG_S…
448 …_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ) << 1 ) | (…
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/drv/cec/include/
H A Dcec_Analog_Reg.h145 #define BK_SELECT_00 REG_SCALER_BASE
154 #define L_BK_GOPINT(x) BK_REG_L(REG_SCALER_BASE,x)
155 #define H_BK_GOPINT(x) BK_REG_H(REG_SCALER_BASE,x)
156 #define L_BK_SWRESET(x) BK_REG_L(REG_SCALER_BASE,x)
157 #define L_BK_IP1F2(x) BK_REG_L(REG_SCALER_BASE,x)
158 #define H_BK_IP1F2(x) BK_REG_H(REG_SCALER_BASE,x)
159 #define L_BK_IP2F2(x) BK_REG_L(REG_SCALER_BASE,x)
160 #define H_BK_IP2F2(x) BK_REG_H(REG_SCALER_BASE,x)
161 #define L_BK_IP1F1(x) BK_REG_L(REG_SCALER_BASE,x)
162 #define H_BK_IP1F1(x) BK_REG_H(REG_SCALER_BASE,x)
[all …]
H A Dcec_hwreg_utility2.h198 ( { RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) << 1 , u16Val ) ; } )
201 ( { RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) <<1 ) ; } )
204 …( { RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) <<1, (MS_U16)((u32Val) & 0x0000FFFF)…
205 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + 2 ) << 1, (MS_U16)(((u32Val) >> 16) & 0x…
208 …( { RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) << 1 ) | (MS_U32)(RIU_READ_2BYTE( (RE…
211 ( { RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) << 1) & (u16mask) ; } )
214 …( { RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) << 1, (RIU_READ_2BYTE( (REG_SCALER_B…
218 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
219 RIU_WRITE_2BYTE( (REG_SCALER_BASE +((u32Reg) & 0xFF) ) << 1 , u16Val ) ; } )
222 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ( (u32Reg) >> 8) & 0x00FF ) ; \
[all …]
/utopia/UTPA2-700.0.x/modules/xc/drv/ace/include/
H A Dace_hwreg_utility2.h205 …( { RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (u32XCDeviceBankOffset[u32Id] << 8) …
208 …( { RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (u32XCDeviceBankOffset[u32Id] << 8) )…
211 …( { RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (u32XCDeviceBankOffset[u32Id] << 8) …
212 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (u32XCDeviceBankOffset[u32Id] << 8) + 2 …
215 …EAD_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (u32XCDeviceBankOffset[u32Id] << 8) ) << 1 ) |…
218 …( { RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (u32XCDeviceBankOffset[u32Id] << 8) )…
221 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (u32XCDeviceBankOffset[u32Id] << 8) ) <<…
225 …( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, (((u32Reg) >> 8) & 0x00FF) + u32XCDeviceBankOffset[u32Id…
226 RIU_WRITE_2BYTE( (REG_SCALER_BASE +((u32Reg) & 0xFF) ) << 1 , u16Val ) ; } )
229 …( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ( ((u32Reg) >> 8) & 0x00FF) + u32XCDeviceBankOffset[u32I…
[all …]
/utopia/UTPA2-700.0.x/modules/wble/drv/wble/include/
H A Dwble_hwreg_utility2.h197 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
198 RIU_WRITE_2BYTE( (REG_SCALER_BASE +((u32Reg) & 0xFF) ) << 1 , u16Val ) ; } )
201 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ( (u32Reg) >> 8) & 0x00FF ) ; \
202 RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) )<<1 ) ; } )
205 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE<<1, ((u32Reg) >> 8) & 0x00FF ) ; \
206 … RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) ) <<1, (MS_U16)((u32Val) & 0x0000FFFF) ) ; \
207 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) + 2 ) << 1, (MS_U16)(((u32Val) >> 16) & 0x00…
210 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
211 …RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) ) << 1 ) | (MS_U32)(RIU_READ_2BYTE( (REG_SCAL…
214 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
[all …]
/utopia/UTPA2-700.0.x/modules/ddc2bi/drv/ddc2bi/include/
H A Dddc2bi_hwreg_utility2.h197 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
198 RIU_WRITE_2BYTE( (REG_SCALER_BASE +((u32Reg) & 0xFF) ) << 1 , u16Val ) ; } )
201 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ( (u32Reg) >> 8) & 0x00FF ) ; \
202 RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) )<<1 ) ; } )
205 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE<<1, ((u32Reg) >> 8) & 0x00FF ) ; \
206 … RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) ) <<1, (MS_U16)((u32Val) & 0x0000FFFF) ) ; \
207 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) + 2 ) << 1, (MS_U16)(((u32Val) >> 16) & 0x00…
210 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
211 …RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) ) << 1 ) | (MS_U32)(RIU_READ_2BYTE( (REG_SCAL…
214 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
[all …]
/utopia/UTPA2-700.0.x/modules/ve/drv/ve/include/
H A Dve_hwreg_utility2.h240 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
241 RIU_WRITE_2BYTE( (REG_SCALER_BASE +((u32Reg) & 0xFF) ) << 1 , u16Val ) ; } )
244 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ( (u32Reg) >> 8) & 0x00FF ) ; \
245 RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) )<<1 ) ; } )
248 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE<<1, ((u32Reg) >> 8) & 0x00FF ) ; \
249 … RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) ) <<1, (MS_U16)((u32Val) & 0x0000FFFF) ) ; \
250 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) + 2 ) << 1, (MS_U16)(((u32Val) >> 16) & 0x00…
253 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
254 …RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) ) << 1 ) | (MS_U32)(RIU_READ_2BYTE( (REG_SCAL…
257 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
[all …]
/utopia/UTPA2-700.0.x/modules/pq/drv/pq/include/
H A Dhwreg_utility2.h227 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
228 RIU_WRITE_2BYTE( (REG_SCALER_BASE +((u32Reg) & 0xFF) ) << 1 , u16Val ) ; } )
231 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ( (u32Reg) >> 8) & 0x00FF ) ; \
232 RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) )<<1 ) ; } )
235 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE<<1, ((u32Reg) >> 8) & 0x00FF ) ; \
236 … RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) ) <<1, (MS_U16)((u32Val) & 0x0000FFFF) ) ; \
237 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) + 2 ) << 1, (MS_U16)(((u32Val) >> 16) & 0x00…
240 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
241 …RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFF) ) << 1 ) | (MS_U32)(RIU_READ_2BYTE( (REG_SCAL…
244 ( { RIU_WRITE_2BYTE(REG_SCALER_BASE << 1, ((u32Reg) >> 8) & 0x00FF ) ; \
[all …]
/utopia/UTPA2-700.0.x/modules/xc/drv/pnl/include/
H A Dpnl_hwreg_utility2.h2274 RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF)) << 1 , u16Val ) ; \
2278 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (u32PNL_XCDeviceBankOffset[u8Id] << 8) )…
2283 ? RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) << 1 ) \
2284 …: RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (u32PNL_XCDeviceBankOffset[u8Id] << 8) …
2289 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) <<1, (MS_U16)((u32Val) & 0x0000FFFF) ) ;…
2290 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + 2 ) << 1, (MS_U16)(((u32Val) >> 16) & 0x…
2294 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (u32PNL_XCDeviceBankOffset[u8Id] << 8) )…
2295 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (u32PNL_XCDeviceBankOffset[u8Id] << 8) +…
2300 …? RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF)) << 1 ) | (MS_U32)(RIU_READ_2BYTE( (REG_S…
2301 …AD_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (u32PNL_XCDeviceBankOffset[u8Id] << 8) ) << 1 )…
[all …]
/utopia/UTPA2-700.0.x/modules/dlc/drv/dlc/include/
H A Ddlc_hwreg_utility2.h202 ( { RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) << 1 , u16Val ) ; } )
205 ( { RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) <<1 ) ; } )
208 …( { RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) <<1, (MS_U16)((u32Val) & 0x0000FFFF)…
209 …RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + 2 ) << 1, (MS_U16)(((u32Val) >> 16) & 0x…
212 …( { RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) << 1 ) | (MS_U32)(RIU_READ_2BYTE( (RE…
215 ( { RIU_READ_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) << 1) & (u16mask) ; } )
218 …( { RIU_WRITE_2BYTE( (REG_SCALER_BASE + ((u32Reg) & 0xFFFF) ) << 1, (RIU_READ_2BYTE( (REG_SCALER_B…
/utopia/UTPA2-700.0.x/modules/dlc/hal/M7821/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h131 #define L_BK_VOP(_x_) (REG_SCALER_BASE | (REG_SC_BK_VOP << 8) | (_x_ << 1…
132 #define L_BK_ACE(x) (REG_SCALER_BASE | (REG_SC_BK_ACE << 8) | (_x_ << 1…
133 #define L_BK_OP(_x_) (REG_SCALER_BASE | (REG_SC_BK_OP << 8) | (_x_ << 1))
142 #define L_BK_IP_DLC(_x_) (REG_SCALER_BASE | (REG_IP_BK_DLC << 8) | (_x_ <…
143 #define H_BK_IP_DLC(_x_) (REG_SCALER_BASE | (REG_IP_BK_DLC << 8) | ((_x_ …
/utopia/UTPA2-700.0.x/modules/dlc/hal/maserati/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h131 #define L_BK_VOP(_x_) (REG_SCALER_BASE | (REG_SC_BK_VOP << 8) | (_x_ << 1…
132 #define L_BK_ACE(x) (REG_SCALER_BASE | (REG_SC_BK_ACE << 8) | (_x_ << 1…
133 #define L_BK_OP(_x_) (REG_SCALER_BASE | (REG_SC_BK_OP << 8) | (_x_ << 1))
142 #define L_BK_IP_DLC(_x_) (REG_SCALER_BASE | (REG_IP_BK_DLC << 8) | (_x_ <…
143 #define H_BK_IP_DLC(_x_) (REG_SCALER_BASE | (REG_IP_BK_DLC << 8) | ((_x_ …
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_dip.c492 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ), u… in CMDQ_DIP_W2BYTE()
494 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W2BYTE()
495 MDrv_CMDQ_Write2Byte((REG_SCALER_BASE +((u32Reg) & 0xFF) , u16Val, eWindow); in CMDQ_DIP_W2BYTE()
502 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ), (… in CMDQ_DIP_W4BYTE()
503 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) + 2 … in CMDQ_DIP_W4BYTE()
505 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W4BYTE()
506 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFF) ), (MS_U16)((u32Val) & 0x0000FFFF), eWin… in CMDQ_DIP_W4BYTE()
507 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFF) + 2 ), (MS_U16)(((u32Val) >> 16) & 0x000… in CMDQ_DIP_W4BYTE()
515 …MDrv_CMDQ_Write2ByteMask((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) … in CMDQ_DIP_W2BYTEMSK()
517 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W2BYTEMSK()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_dip.c493 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ), u… in CMDQ_DIP_W2BYTE()
495 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W2BYTE()
496 MDrv_CMDQ_Write2Byte((REG_SCALER_BASE +((u32Reg) & 0xFF) , u16Val, eWindow); in CMDQ_DIP_W2BYTE()
503 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ), (… in CMDQ_DIP_W4BYTE()
504 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) + 2 … in CMDQ_DIP_W4BYTE()
506 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W4BYTE()
507 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFF) ), (MS_U16)((u32Val) & 0x0000FFFF), eWin… in CMDQ_DIP_W4BYTE()
508 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFF) + 2 ), (MS_U16)(((u32Val) >> 16) & 0x000… in CMDQ_DIP_W4BYTE()
516 …MDrv_CMDQ_Write2ByteMask((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) … in CMDQ_DIP_W2BYTEMSK()
518 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W2BYTEMSK()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_dip.c493 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ), u… in CMDQ_DIP_W2BYTE()
495 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W2BYTE()
496 MDrv_CMDQ_Write2Byte((REG_SCALER_BASE +((u32Reg) & 0xFF) , u16Val, eWindow); in CMDQ_DIP_W2BYTE()
503 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ), (… in CMDQ_DIP_W4BYTE()
504 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) + 2 … in CMDQ_DIP_W4BYTE()
506 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W4BYTE()
507 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFF) ), (MS_U16)((u32Val) & 0x0000FFFF), eWin… in CMDQ_DIP_W4BYTE()
508 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFF) + 2 ), (MS_U16)(((u32Val) >> 16) & 0x000… in CMDQ_DIP_W4BYTE()
516 …MDrv_CMDQ_Write2ByteMask((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) … in CMDQ_DIP_W2BYTEMSK()
518 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W2BYTEMSK()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_dip.c493 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ), u… in CMDQ_DIP_W2BYTE()
495 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W2BYTE()
496 MDrv_CMDQ_Write2Byte((REG_SCALER_BASE +((u32Reg) & 0xFF) , u16Val, eWindow); in CMDQ_DIP_W2BYTE()
503 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ), (… in CMDQ_DIP_W4BYTE()
504 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) + 2 … in CMDQ_DIP_W4BYTE()
506 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W4BYTE()
507 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFF) ), (MS_U16)((u32Val) & 0x0000FFFF), eWin… in CMDQ_DIP_W4BYTE()
508 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFF) + 2 ), (MS_U16)(((u32Val) >> 16) & 0x000… in CMDQ_DIP_W4BYTE()
516 …MDrv_CMDQ_Write2ByteMask((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) … in CMDQ_DIP_W2BYTEMSK()
518 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W2BYTEMSK()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_dip.c598 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ), u… in CMDQ_DIP_W2BYTE()
600 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W2BYTE()
601 MDrv_CMDQ_Write2Byte((REG_SCALER_BASE +((u32Reg) & 0xFF) , u16Val, eWindow); in CMDQ_DIP_W2BYTE()
608 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ), (… in CMDQ_DIP_W4BYTE()
609 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) + 2 … in CMDQ_DIP_W4BYTE()
611 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W4BYTE()
612 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFF) ), (MS_U16)((u32Val) & 0x0000FFFF), eWin… in CMDQ_DIP_W4BYTE()
613 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFF) + 2 ), (MS_U16)(((u32Val) >> 16) & 0x000… in CMDQ_DIP_W4BYTE()
620 …MDrv_CMDQ_Write2ByteMask((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) … in CMDQ_DIP_W2BYTEMSK()
622 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W2BYTEMSK()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_dip.c638 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ), u… in CMDQ_DIP_W2BYTE()
640 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W2BYTE()
641 MDrv_CMDQ_Write2Byte((REG_SCALER_BASE +((u32Reg) & 0xFF) , u16Val, eWindow); in CMDQ_DIP_W2BYTE()
648 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) ), (… in CMDQ_DIP_W4BYTE()
649 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) + 2 … in CMDQ_DIP_W4BYTE()
651 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W4BYTE()
652 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFF) ), (MS_U16)((u32Val) & 0x0000FFFF), eWin… in CMDQ_DIP_W4BYTE()
653 …MDrv_CMDQ_Write2Byte((REG_SCALER_BASE + ((u32Reg) & 0xFF) + 2 ), (MS_U16)(((u32Val) >> 16) & 0x000… in CMDQ_DIP_W4BYTE()
660 …MDrv_CMDQ_Write2ByteMask((REG_SCALER_BASE + ((u32Reg) & 0xFFFF) + (_XC_Device_Offset[u32Id] << 8) … in CMDQ_DIP_W2BYTEMSK()
662 …MDrv_CMDQ_Write2Byte(REG_SCALER_BASE, ((u32Reg) >> 8) & 0x00FF + _XC_Device_Offset[u32Id], eWindow… in CMDQ_DIP_W2BYTEMSK()
[all …]
/utopia/UTPA2-700.0.x/modules/dlc/hal/maldives/dlc/include/
H A Ddlc_hwreg.h100 #define REG_SCALER_BASE 0x130000 macro
103 #define REG_SCALER_BASE 0x102F00 macro

123456