| /utopia/UTPA2-700.0.x/modules/hdmi/hal/messi/mhl/internal/ |
| H A D | halMHL.c | 1375 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, bEnableFlag? BMASK(10:8): 0, BMASK(10:8)); // [8]: MHL3 engin… in _mhal_mhl_Version3PhyEnable()
1386 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, bEnableFlag? BMASK(10:8): 0, BMASK(10:8)); // [8]: MHL3 engin… in _mhal_mhl_Version3PhyEnable()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/mainz/mhl/internal/ |
| H A D | halMHL.c | 1375 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, bEnableFlag? BMASK(10:8): 0, BMASK(10:8)); // [8]: MHL3 engin… in _mhal_mhl_Version3PhyEnable()
1386 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, bEnableFlag? BMASK(10:8): 0, BMASK(10:8)); // [8]: MHL3 engin… in _mhal_mhl_Version3PhyEnable()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 431 if((R2BYTE(REG_DVI_DTOP_DUAL_P0_60_L) &BIT(8))) // MHL3 enable in _Hal_tmds_GetMHL3ClockStableFlag()
4335 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L + u16bank_offset, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 424 if((R2BYTE(REG_DVI_DTOP_DUAL_P0_60_L) &BIT(8))) // MHL3 enable in _Hal_tmds_GetMHL3ClockStableFlag()
4279 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L + u16bank_offset, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 431 if((R2BYTE(REG_DVI_DTOP_DUAL_P0_60_L) &BIT(8))) // MHL3 enable in _Hal_tmds_GetMHL3ClockStableFlag()
4335 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L + u16bank_offset, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 490 if((R2BYTE(REG_DVI_DTOP_DUAL_P0_60_L) &BIT(8))) // MHL3 enable in _Hal_tmds_GetMHL3ClockStableFlag()
4463 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L + u16bank_offset, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 490 if((R2BYTE(REG_DVI_DTOP_DUAL_P0_60_L) &BIT(8))) // MHL3 enable in _Hal_tmds_GetMHL3ClockStableFlag()
4463 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L + u16bank_offset, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/mooney/mhl/internal/ |
| H A D | halMHL.c | 1671 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, bEnableFlag? BMASK(10:8): 0, BMASK(10:8)); // [8]: MHL3 engin… in _mhal_mhl_Version3PhyEnable()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/ |
| H A D | mhal_hdmi.c | 2024 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/macan/mhl/internal/ |
| H A D | halMHL.c | 1687 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, bEnableFlag? BMASK(10:8): 0, BMASK(10:8)); // [8]: MHL3 engin… in _mhal_mhl_Version3PhyEnable()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/ |
| H A D | halMHL.c | 1705 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, bEnableFlag? BMASK(10:8): 0, BMASK(10:8)); // [8]: MHL3 engin… in _mhal_mhl_Version3PhyEnable()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/ |
| H A D | halMHL.c | 1705 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, bEnableFlag? BMASK(10:8): 0, BMASK(10:8)); // [8]: MHL3 engin… in _mhal_mhl_Version3PhyEnable()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/ |
| H A D | halMHL.c | 1705 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, bEnableFlag? BMASK(10:8): 0, BMASK(10:8)); // [8]: MHL3 engin… in _mhal_mhl_Version3PhyEnable()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/ |
| H A D | halMHL.c | 1705 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, bEnableFlag? BMASK(10:8): 0, BMASK(10:8)); // [8]: MHL3 engin… in _mhal_mhl_Version3PhyEnable()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/ |
| H A D | mhal_hdmi.c | 2760 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/ |
| H A D | halMHL.c | 1705 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L, bEnableFlag? BMASK(10:8): 0, BMASK(10:8)); // [8]: MHL3 engin… in _mhal_mhl_Version3PhyEnable()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_hdmi.c | 4228 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L + u16bank_offset, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_hdmi.c | 4337 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L + u16bank_offset, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_hdmi.c | 4337 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L + u16bank_offset, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_hdmi.c | 4908 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L + u16bank_offset, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_hdmi.c | 4911 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L + u16bank_offset, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_hdmi.c | 4914 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_60_L + u16bank_offset, BIT(9), BIT(9)); in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 3755 #define REG_DVI_DTOP_DUAL_P0_60_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC0) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 3757 #define REG_DVI_DTOP_DUAL_P0_60_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC0) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 3755 #define REG_DVI_DTOP_DUAL_P0_60_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC0) macro
|