| /utopia/UTPA2-700.0.x/modules/hdmi/hal/mustang/mhl/internal/ |
| H A D | halMHL.c | 397 W2BYTEMSK(REG_DVI_DTOP_27_L, 0, BMASK(2:1)); // [2:1]: MHL_SEL in _mhal_mhl_HdmiBypassModeSetting()
527 W2BYTEMSK(REG_DVI_DTOP_27_L, BIT(2), BMASK(2:1)); // [2:1]: MHL_SEL in _mhal_mhl_Mhl24bitsModeSetting()
664 W2BYTEMSK(REG_DVI_DTOP_27_L, BMASK(2:1), BMASK(2:1)); // [2:1]: MHL_SEL in _mhal_mhl_MhlPackedPixelModeSetting()
880 W2BYTEMSK(REG_DVI_DTOP_27_L, bflag ?0 :BIT(0), BIT(0)); // [0]: MHL enable in _mhal_mhl_AdjustCommonModeResistor()
1276 … W2BYTEMSK(REG_DVI_DTOP_27_L, BIT(15), BIT(15)); // [15]: Enable MHL packed-pixel mode criteria in _mhal_mhl_PhyInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maldives/mhl/internal/ |
| H A D | halMHL.c | 397 W2BYTEMSK(REG_DVI_DTOP_27_L, 0, BMASK(2:1)); // [2:1]: MHL_SEL in _mhal_mhl_HdmiBypassModeSetting()
527 W2BYTEMSK(REG_DVI_DTOP_27_L, BIT(2), BMASK(2:1)); // [2:1]: MHL_SEL in _mhal_mhl_Mhl24bitsModeSetting()
664 W2BYTEMSK(REG_DVI_DTOP_27_L, BMASK(2:1), BMASK(2:1)); // [2:1]: MHL_SEL in _mhal_mhl_MhlPackedPixelModeSetting()
880 W2BYTEMSK(REG_DVI_DTOP_27_L, bflag ?0 :BIT(0), BIT(0)); // [0]: MHL enable in _mhal_mhl_AdjustCommonModeResistor()
1276 … W2BYTEMSK(REG_DVI_DTOP_27_L, BIT(15), BIT(15)); // [15]: Enable MHL packed-pixel mode criteria in _mhal_mhl_PhyInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/ |
| H A D | hwreg_hdmi.h | 180 #define REG_DVI_DTOP_27_L (REG_DVI_DTOP_BASE + 0x4E) macro
|