| /utopia/UTPA2-700.0.x/modules/hdmi/hal/mustang/mhl/internal/ |
| H A D | halMHL.c | 413 W2BYTEMSK(REG_DVI_DTOP_0C_L, MHL_IMPEDANCE_VALUE, BIT(9)| BMASK(3:0)); in _mhal_mhl_HdmiBypassModeSetting()
545 W2BYTEMSK(REG_DVI_DTOP_0C_L, BIT(9)| ucImpedanceValue, BIT(9)| BMASK(3:0)); in _mhal_mhl_Mhl24bitsModeSetting()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maldives/mhl/internal/ |
| H A D | halMHL.c | 413 W2BYTEMSK(REG_DVI_DTOP_0C_L, MHL_IMPEDANCE_VALUE, BIT(9)| BMASK(3:0)); in _mhal_mhl_HdmiBypassModeSetting()
545 W2BYTEMSK(REG_DVI_DTOP_0C_L, BIT(9)| ucImpedanceValue, BIT(9)| BMASK(3:0)); in _mhal_mhl_Mhl24bitsModeSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/ |
| H A D | mhal_hdmi.c | 1183 W2BYTEMSK( REG_DVI_DTOP_0C_L, BIT(9), BIT(9)); //override enable in Hal_HDMI_init()
1184 W2BYTEMSK( REG_DVI_DTOP_0C_L, BIT(3)|BIT(2), BMASK(4:0)); //initial value = 0x0C in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/ |
| H A D | mhal_hdmi.c | 1183 W2BYTEMSK( REG_DVI_DTOP_0C_L, BIT(9), BIT(9)); //override enable in Hal_HDMI_init()
1184 W2BYTEMSK( REG_DVI_DTOP_0C_L, BIT(3)|BIT(2), BMASK(4:0)); //initial value = 0x0C in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 4444 …W2BYTEMSK( REG_DVI_DTOP_0C_L+u16bank_offset, 0x0200, 0x021F); // [9]:overwrite, [4:0]:R-tern value… in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 4382 …W2BYTEMSK( REG_DVI_DTOP_0C_L+u16bank_offset, 0x0200, 0x021F); // [9]:overwrite, [4:0]:R-tern value… in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 4444 …W2BYTEMSK( REG_DVI_DTOP_0C_L+u16bank_offset, 0x0200, 0x021F); // [9]:overwrite, [4:0]:R-tern value… in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 4584 …W2BYTEMSK( REG_DVI_DTOP_0C_L+u16bank_offset, 0x0200, 0x021F); // [9]:overwrite, [4:0]:R-tern value… in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 4584 …W2BYTEMSK( REG_DVI_DTOP_0C_L+u16bank_offset, 0x0200, 0x021F); // [9]:overwrite, [4:0]:R-tern value… in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/ |
| H A D | hwreg_hdmi.h | 126 #define REG_DVI_DTOP_0C_L (REG_DVI_DTOP_BASE + 0x18) macro
|