| /utopia/UTPA2-700.0.x/modules/hdmi/hal/mustang/mhl/internal/ |
| H A D | halMHL.c | 452 W2BYTEMSK(REG_DVI_DTOP3_20_L, MHL_HDMI_EQ_SETTING_VALUE, BMASK(3:0)); // EQ strength in _mhal_mhl_HdmiBypassModeSetting()
585 W2BYTEMSK(REG_DVI_DTOP3_20_L, MHL_EQ_SETTING_VALUE, BMASK(3:0)); // EQ strength in _mhal_mhl_Mhl24bitsModeSetting()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maldives/mhl/internal/ |
| H A D | halMHL.c | 452 W2BYTEMSK(REG_DVI_DTOP3_20_L, MHL_HDMI_EQ_SETTING_VALUE, BMASK(3:0)); // EQ strength in _mhal_mhl_HdmiBypassModeSetting()
585 W2BYTEMSK(REG_DVI_DTOP3_20_L, MHL_EQ_SETTING_VALUE, BMASK(3:0)); // EQ strength in _mhal_mhl_Mhl24bitsModeSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/ |
| H A D | hwreg_hdmi.h | 373 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/ |
| H A D | hwreg_hdmi.h | 373 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/ |
| H A D | mhal_hdmi.c | 1202 …W2BYTEMSK(REG_DVI_DTOP3_20_L, BIT(13)| ((HDMI_R_CHANNEL_EQ_VALUE << 8)| (HDMI_G_CHANNEL_EQ_VALUE <… in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/ |
| H A D | mhal_hdmi.c | 1202 …W2BYTEMSK(REG_DVI_DTOP3_20_L, BIT(13)| ((HDMI_R_CHANNEL_EQ_VALUE << 8)| (HDMI_G_CHANNEL_EQ_VALUE <… in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/ |
| H A D | hwreg_hdmi.h | 367 #define REG_DVI_DTOP3_20_L (REG_DVI_DTOP3_BASE + 0x40) macro
|