Home
last modified time | relevance | path

Searched refs:REG_DVI_DTOP2_17_L (Results 1 – 19 of 19) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dhwreg_hdmi.h295 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/mustang/mhl/internal/
H A DhalMHL.c1093 usClkCount = R2BYTE(REG_DVI_DTOP2_17_L) & 0x0FFF; in _mhal_mhl_CheckClockStatus()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maldives/mhl/internal/
H A DhalMHL.c1093 usClkCount = R2BYTE(REG_DVI_DTOP2_17_L) & 0x0FFF; in _mhal_mhl_CheckClockStatus()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dhwreg_hdmi.h295 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_hdmi.c3669 usClockRate = (R2BYTE(REG_DVI_DTOP2_17_L) & BMASK(11:0)) *12 /128; in Hal_HDMI_StablePolling()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_hdmi.c3669 usClockRate = (R2BYTE(REG_DVI_DTOP2_17_L) & BMASK(11:0)) *12 /128; in Hal_HDMI_StablePolling()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dhwreg_hdmi.h289 #define REG_DVI_DTOP2_17_L (REG_DVI_DTOP2_BASE + 0x2E) macro