| /utopia/UTPA2-700.0.x/modules/hdmi/hal/mustang/mhl/internal/ |
| H A D | halMHL.c | 480 W2BYTEMSK(REG_DVI_DTOP2_0E_L, BIT(4), BIT(4)); // auto clear phase accumulator in _mhal_mhl_HdmiBypassModeSetting()
489 W2BYTEMSK(REG_DVI_DTOP2_0E_L, 0, BIT(4)); // auto clear phase accumulator in _mhal_mhl_HdmiBypassModeSetting()
615 W2BYTEMSK(REG_DVI_DTOP2_0E_L, 0, BIT(4)); // auto clear phase accumulator in _mhal_mhl_Mhl24bitsModeSetting()
1706 W2BYTEMSK(REG_DVI_DTOP2_0E_L, BIT(4), BIT(4)); // clear accumulator in mhal_mhl_Accumulator_Clr()
1707 W2BYTEMSK(REG_DVI_DTOP2_0E_L, 0, BIT(4)); in mhal_mhl_Accumulator_Clr()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maldives/mhl/internal/ |
| H A D | halMHL.c | 480 W2BYTEMSK(REG_DVI_DTOP2_0E_L, BIT(4), BIT(4)); // auto clear phase accumulator in _mhal_mhl_HdmiBypassModeSetting()
489 W2BYTEMSK(REG_DVI_DTOP2_0E_L, 0, BIT(4)); // auto clear phase accumulator in _mhal_mhl_HdmiBypassModeSetting()
615 W2BYTEMSK(REG_DVI_DTOP2_0E_L, 0, BIT(4)); // auto clear phase accumulator in _mhal_mhl_Mhl24bitsModeSetting()
1706 W2BYTEMSK(REG_DVI_DTOP2_0E_L, BIT(4), BIT(4)); // clear accumulator in mhal_mhl_Accumulator_Clr()
1707 W2BYTEMSK(REG_DVI_DTOP2_0E_L, 0, BIT(4)); in mhal_mhl_Accumulator_Clr()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/ |
| H A D | mhal_hdmi.c | 2354 W2BYTEMSK(REG_DVI_DTOP2_0E_L, BIT(4), BIT(4)); // clear accumulator in Hal_DVI_Accumulator_Monitor()
2355 W2BYTEMSK(REG_DVI_DTOP2_0E_L, 0, BIT(4) ); in Hal_DVI_Accumulator_Monitor()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/ |
| H A D | mhal_hdmi.c | 2354 W2BYTEMSK(REG_DVI_DTOP2_0E_L, BIT(4), BIT(4)); // clear accumulator in Hal_DVI_Accumulator_Monitor()
2355 W2BYTEMSK(REG_DVI_DTOP2_0E_L, 0, BIT(4) ); in Hal_DVI_Accumulator_Monitor()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/ |
| H A D | hwreg_hdmi.h | 291 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/ |
| H A D | hwreg_hdmi.h | 291 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/ |
| H A D | hwreg_hdmi.h | 285 #define REG_DVI_DTOP2_0E_L (REG_DVI_DTOP2_BASE + 0x1C) macro
|