Home
last modified time | relevance | path

Searched refs:REG_DAC_PLL_33_L (Results 1 – 8 of 8) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dhwreg_dac.h133 #define REG_DAC_PLL_33_L (REG_DACPLL_BASE + 0x66) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dhwreg_dac.h133 #define REG_DAC_PLL_33_L (REG_DACPLL_BASE + 0x66) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dhwreg_dac.h133 #define REG_DAC_PLL_33_L (REG_DACPLL_BASE + 0x66) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dhwreg_dac.h133 #define REG_DAC_PLL_33_L (REG_DACPLL_BASE + 0x66) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A DhalDAC.c697 W1BYTE(REG_DAC_PLL_33_L, 0x00, 7:0); //synth_ssc_step[11:0]=7 in Hal_HDMITx_InitSeq()
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A DhalDAC.c1117 W1BYTE(REG_DAC_PLL_33_L, 0x00, 7:0); //synth_ssc_step[11:0]=7 in Hal_HDMITx_InitSeq()
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A DhalDAC.c1117 W1BYTE(REG_DAC_PLL_33_L, 0x00, 7:0); //synth_ssc_step[11:0]=7 in Hal_HDMITx_InitSeq()
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A DhalDAC.c1117 W1BYTE(REG_DAC_PLL_33_L, 0x00, 7:0); //synth_ssc_step[11:0]=7 in Hal_HDMITx_InitSeq()