xref: /utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/hwreg_dac.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1 //<MStar Software>
2 //******************************************************************************
3 // MStar Software
4 // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5 // All software, firmware and related documentation herein ("MStar Software") are
6 // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7 // law, including, but not limited to, copyright law and international treaties.
8 // Any use, modification, reproduction, retransmission, or republication of all
9 // or part of MStar Software is expressly prohibited, unless prior written
10 // permission has been granted by MStar.
11 //
12 // By accessing, browsing and/or using MStar Software, you acknowledge that you
13 // have read, understood, and agree, to be bound by below terms ("Terms") and to
14 // comply with all applicable laws and regulations:
15 //
16 // 1. MStar shall retain any and all right, ownership and interest to MStar
17 //    Software and any modification/derivatives thereof.
18 //    No right, ownership, or interest to MStar Software and any
19 //    modification/derivatives thereof is transferred to you under Terms.
20 //
21 // 2. You understand that MStar Software might include, incorporate or be
22 //    supplied together with third party`s software and the use of MStar
23 //    Software may require additional licenses from third parties.
24 //    Therefore, you hereby agree it is your sole responsibility to separately
25 //    obtain any and all third party right and license necessary for your use of
26 //    such third party`s software.
27 //
28 // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29 //    MStar`s confidential information and you agree to keep MStar`s
30 //    confidential information in strictest confidence and not disclose to any
31 //    third party.
32 //
33 // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34 //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35 //    without limitation, any warranties of merchantability, non-infringement of
36 //    intellectual property rights, fitness for a particular purpose, error free
37 //    and in conformity with any international standard.  You agree to waive any
38 //    claim against MStar for any loss, damage, cost or expense that you may
39 //    incur related to your use of MStar Software.
40 //    In no event shall MStar be liable for any direct, indirect, incidental or
41 //    consequential damages, including without limitation, lost of profit or
42 //    revenues, lost or damage of data, and unauthorized system use.
43 //    You agree that this Section 4 shall still apply without being affected
44 //    even if MStar Software has been modified by MStar in accordance with your
45 //    request or instruction for your use, except otherwise agreed by both
46 //    parties in writing.
47 //
48 // 5. If requested, MStar may from time to time provide technical supports or
49 //    services in relation with MStar Software to you for your use of
50 //    MStar Software in conjunction with your or your customer`s product
51 //    ("Services").
52 //    You understand and agree that, except otherwise agreed by both parties in
53 //    writing, Services are provided on an "AS IS" basis and the warranty
54 //    disclaimer set forth in Section 4 above shall apply.
55 //
56 // 6. Nothing contained herein shall be construed as by implication, estoppels
57 //    or otherwise:
58 //    (a) conferring any license or right to use MStar name, trademark, service
59 //        mark, symbol or any other identification;
60 //    (b) obligating MStar or any of its affiliates to furnish any person,
61 //        including without limitation, you and your customers, any assistance
62 //        of any kind whatsoever, or any information; or
63 //    (c) conferring any license or right under any intellectual property right.
64 //
65 // 7. These terms shall be governed by and construed in accordance with the laws
66 //    of Taiwan, R.O.C., excluding its conflict of law rules.
67 //    Any and all dispute arising out hereof or related hereto shall be finally
68 //    settled by arbitration referred to the Chinese Arbitration Association,
69 //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70 //    Rules of the Association by three (3) arbitrators appointed in accordance
71 //    with the said Rules.
72 //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73 //    be English.
74 //    The arbitration award shall be final and binding to both parties.
75 //
76 //******************************************************************************
77 //<MStar Software>
78 ////////////////////////////////////////////////////////////////////////////////
79 //
80 // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
81 // All rights reserved.
82 //
83 // Unless otherwise stipulated in writing, any and all information contained
84 // herein regardless in any format shall remain the sole proprietary of
85 // MStar Semiconductor Inc. and be kept in strict confidence
86 // ("MStar Confidential Information") by the recipient.
87 // Any unauthorized act including without limitation unauthorized disclosure,
88 // copying, use, reproduction, sale, distribution, modification, disassembling,
89 // reverse engineering and compiling of the contents of MStar Confidential
90 // Information is unlawful and strictly prohibited. MStar hereby reserves the
91 // rights to any and all damages, losses, costs and expenses resulting therefrom.
92 //
93 ////////////////////////////////////////////////////////////////////////////////
94 
95 #ifndef _HWREG_DAC_H_
96 #define _HWREG_DAC_H_
97 
98 #include "MsCommon.h"
99 
100 #define REG_DAC_BASE        (0x101A00)
101 #define REG_HDGEN_BASE      (0x103000)
102 #define REG_DACPLL_BASE     (0x121100)
103 
104 #define REG_DAC_00_L        (REG_DAC_BASE + 0x00)
105 #define REG_DAC_00_H        (REG_DAC_BASE + 0x01)
106 #define REG_DAC_01_L        (REG_DAC_BASE + 0x02)
107 #define REG_DAC_01_H        (REG_DAC_BASE + 0x03)
108 #define REG_DAC_02_L        (REG_DAC_BASE + 0x04)
109 #define REG_DAC_02_H        (REG_DAC_BASE + 0x05)
110 #define REG_DAC_03_L        (REG_DAC_BASE + 0x06)
111 #define REG_DAC_03_H        (REG_DAC_BASE + 0x07)
112 #define REG_DAC_04_L        (REG_DAC_BASE + 0x08)
113 #define REG_DAC_04_H        (REG_DAC_BASE + 0x09)
114 #define REG_DAC_05_L        (REG_DAC_BASE + 0x0A)
115 #define REG_DAC_05_H        (REG_DAC_BASE + 0x0B)
116 #define REG_DAC_06_L        (REG_DAC_BASE + 0x0C)
117 #define REG_DAC_06_H        (REG_DAC_BASE + 0x0D)
118 #define REG_DAC_07_L        (REG_DAC_BASE + 0x0E)
119 #define REG_DAC_07_H        (REG_DAC_BASE + 0x0F)
120 #define REG_DAC_08_L        (REG_DAC_BASE + 0x10)
121 #define REG_DAC_08_H        (REG_DAC_BASE + 0x11)
122 
123 #define REG_DAC_PLL_15_L    (REG_DACPLL_BASE + 0x2A)
124 #define REG_DAC_PLL_15_H    (REG_DACPLL_BASE + 0x2B)
125 #define REG_DAC_PLL_16_L    (REG_DACPLL_BASE + 0x2C)
126 #define REG_DAC_PLL_16_H    (REG_DACPLL_BASE + 0x2D)
127 #define REG_DAC_PLL_17_L    (REG_DACPLL_BASE + 0x2E)
128 #define REG_DAC_PLL_17_H    (REG_DACPLL_BASE + 0x2F)
129 #define REG_DAC_PLL_31_L    (REG_DACPLL_BASE + 0x62)
130 #define REG_DAC_PLL_31_H    (REG_DACPLL_BASE + 0x63)
131 #define REG_DAC_PLL_32_L    (REG_DACPLL_BASE + 0x64)
132 #define REG_DAC_PLL_32_H    (REG_DACPLL_BASE + 0x65)
133 #define REG_DAC_PLL_33_L    (REG_DACPLL_BASE + 0x66)
134 #define REG_DAC_PLL_33_H    (REG_DACPLL_BASE + 0x67)
135 #define REG_DAC_PLL_34_L    (REG_DACPLL_BASE + 0x68)
136 #define REG_DAC_PLL_34_H    (REG_DACPLL_BASE + 0x69)
137 #define REG_DAC_PLL_35_L    (REG_DACPLL_BASE + 0x6A)
138 #define REG_DAC_PLL_35_H    (REG_DACPLL_BASE + 0x6B)
139 
140 #define CLK_ODCLK_P                 0x00
141 #define CLK_VEDAC_P                 0x01
142 #define REG_CKG_DAC1                (0x59)
143 #define REG_CKG_DAC2                (0x59)
144 #define REG_HSYNC_VSYNC_EN       	(0x47)
145 #define REG_CKG_DAC1_DISABLE_MASK           0:0
146 #define REG_CKG_DAC2_DISABLE_MASK           8:8
147 #define REG_CKG_DAC1_MASK           3:2
148 #define REG_CKG_DAC2_MASK           11:10
149 #define REG_HD_DAT_CLK_INV          (0x04)
150 #define REG_HD_DAT_CLK_INV_MSK      0:0
151 #define REG_HD_DAT_CLK_DLY          (0x04)
152 #define REG_HD_DAT_CLK_DLY_MSK      7:4
153 #define REG_HD_DAC_OUT_SEL          (0x05)
154 #define REG_HD_DAC_OUT_SEL_MSK      1:0  // src sel: [00]HD GEN, [01]VE out(CVBS+S), [10]test, [11]VE out(YUV)
155 #define REG_HD_DAC_SWAP_SEL         (0x05)
156 #define REG_HD_DAC_SWAP_SEL_MSK     10:8
157 #define REG_EN_IDAC_HDR_MSK         0:0
158 #define REG_EN_IDAC_HDG_MSK         1:1
159 #define REG_EN_IDAC_HDB_MSK         2:2
160 
161 #define REG_MODE_HD                 (0x08)
162 #define REG_MODE_HD_MSK             9:9
163 #define REG_MODE_SD                 (0x08)
164 #define REG_MODE_SD_MSK             10:10
165 
166 #define REG_EN_IDAC_SDX             (0x00)
167 #define REG_EN_IDAC_SDX_MSK         0:0
168 #define REG_EN_IDAC_SDY             (0x00)
169 #define REG_EN_IDAC_SDY_MSK         1:1
170 #define REG_EN_IDAC_SDC             (0x00)
171 #define REG_EN_IDAC_SDC_MSK         2:2
172 #define REG_EN_IDAC_REF             (0x00)
173 #define REG_EN_IDAC_REF_MSK         4:4
174 #define REG_EN_IDAC_SEL_REXT_MSK    0:0
175 #define REG_EN_IDAC_HDCLK_MSK       5:5
176 
177 
178 #define REG_GCR_IDAC_GAINSD         (0x00)
179 #define REG_GCR_IDAC_GAINSD_MSK     14:8
180 #define REG_EN_REF_IDAC_GAINSD      (0x00)
181 #define REG_EN_REF_IDAC_GAINSD_MSK  15:15
182 
183 #define REG_SD_DAT_CLK_INV          (0x01)
184 #define REG_SD_DAT_CLK_INV_MSK      0:0
185 #define REG_SD_DAT_CLK_DLY          (0x01)
186 #define REG_SD_DAT_CLK_DLY_MSK      7:4
187 
188 #define REG_SD_DAC_OUT_SEL          (0x02)
189 #define REG_SD_DAC_OUT_SEL_MSK      1:0
190 
191 #define REG_SD_DAC_SWAP_SEL         (0x02)
192 #define REG_SD_DAC_SWAP_SEL_MSK     10:8
193 #endif
194 
195