Home
last modified time | relevance | path

Searched refs:REG_COMBO_PHY0_P2_60_L (Results 1 – 25 of 31) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c914 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
928 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, BIT(11)|BIT(4)|BIT(1), BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
934 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1757 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, (bSettingFlag0? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c925 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
939 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, BIT(11)|BIT(4)|BIT(1), BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
945 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1787 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, (bSettingFlag0? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c980 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
989 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, BIT(11)|BIT(4)|BIT(1), BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
995 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1826 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, (bSettingFlag0? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c925 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
939 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, BIT(11)|BIT(4)|BIT(1), BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
945 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1787 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, (bSettingFlag0? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c986 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1000 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, BIT(11)|BIT(4)|BIT(1), BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1006 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1833 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, (bSettingFlag0? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c980 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
989 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, BIT(11)|BIT(4)|BIT(1), BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
995 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1826 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, (bSettingFlag0? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c917 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
931 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, BIT(11)|BIT(4)|BIT(1), BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
937 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1760 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, (bSettingFlag0? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c917 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
931 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, BIT(11)|BIT(4)|BIT(1), BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
937 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1760 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, (bSettingFlag0? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c1052 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1066 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, BIT(11)|BIT(4)|BIT(1), BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1072 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1926 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, (bSettingFlag0? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c917 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
931 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, BIT(11)|BIT(4)|BIT(1), BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
937 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1760 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, (bSettingFlag0? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c1052 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1066 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, BIT(11)|BIT(4)|BIT(1), BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1072 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, 0, BIT(11)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1926 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, (bSettingFlag0? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/
H A DhalMHL.c613 W2BYTE(REG_COMBO_PHY0_P2_60_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
1728 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, bEnableFlag? 0: BIT(5), BIT(5)); in _mhal_mhl_Version3PhyEnable()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/
H A DhalMHL.c613 W2BYTE(REG_COMBO_PHY0_P2_60_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
1728 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, bEnableFlag? 0: BIT(5), BIT(5)); in _mhal_mhl_Version3PhyEnable()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/
H A DhalMHL.c613 W2BYTE(REG_COMBO_PHY0_P2_60_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
1728 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, bEnableFlag? 0: BIT(5), BIT(5)); in _mhal_mhl_Version3PhyEnable()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/
H A DhalMHL.c613 W2BYTE(REG_COMBO_PHY0_P2_60_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
1728 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, bEnableFlag? 0: BIT(5), BIT(5)); in _mhal_mhl_Version3PhyEnable()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/
H A DhalMHL.c613 W2BYTE(REG_COMBO_PHY0_P2_60_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
1728 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, bEnableFlag? 0: BIT(5), BIT(5)); in _mhal_mhl_Version3PhyEnable()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/mooney/mhl/internal/
H A DhalMHL.c1697 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, bEnableFlag? 0: BIT(5), BIT(5)); in _mhal_mhl_Version3PhyEnable()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/macan/mhl/internal/
H A DhalMHL.c1713 W2BYTEMSK(REG_COMBO_PHY0_P2_60_L, bEnableFlag? 0: BIT(5), BIT(5)); in _mhal_mhl_Version3PhyEnable()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h2721 #define REG_COMBO_PHY0_P2_60_L (REG_COMBO_PHY0_P2_BASE + 0xC0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h2723 #define REG_COMBO_PHY0_P2_60_L (REG_COMBO_PHY0_P2_BASE + 0xC0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h2721 #define REG_COMBO_PHY0_P2_60_L (REG_COMBO_PHY0_P2_BASE + 0xC0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h2723 #define REG_COMBO_PHY0_P2_60_L (REG_COMBO_PHY0_P2_BASE + 0xC0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h2721 #define REG_COMBO_PHY0_P2_60_L (REG_COMBO_PHY0_P2_BASE + 0xC0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h2723 #define REG_COMBO_PHY0_P2_60_L (REG_COMBO_PHY0_P2_BASE + 0xC0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h2723 #define REG_COMBO_PHY0_P2_60_L (REG_COMBO_PHY0_P2_BASE + 0xC0) macro

12