Home
last modified time | relevance | path

Searched refs:REG_COMBO_PHY0_P0_6F_L (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/hdmi/hal/mooney/mhl/internal/
H A DhalMHL.c413 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(10)); // I-control PD overwrite write in _mhal_mhl_HdmiBypassModeSetting()
519 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(10), BIT(10)); // I-control PD overwrite write in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/macan/mhl/internal/
H A DhalMHL.c413 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(10)); // I-control PD overwrite write in _mhal_mhl_HdmiBypassModeSetting()
527 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(10), BIT(10)); // I-control PD overwrite write in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/
H A DhalMHL.c414 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(10)); // I-control PD overwrite write in _mhal_mhl_HdmiBypassModeSetting()
534 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(10), BIT(10)); // I-control PD overwrite write in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/
H A DhalMHL.c414 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(10)); // I-control PD overwrite write in _mhal_mhl_HdmiBypassModeSetting()
534 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(10), BIT(10)); // I-control PD overwrite write in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/
H A DhalMHL.c414 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(10)); // I-control PD overwrite write in _mhal_mhl_HdmiBypassModeSetting()
534 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(10), BIT(10)); // I-control PD overwrite write in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/
H A DhalMHL.c414 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(10)); // I-control PD overwrite write in _mhal_mhl_HdmiBypassModeSetting()
534 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(10), BIT(10)); // I-control PD overwrite write in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_hdmi.c555 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(11), BIT(11)); // atop_gc_rctrl_pll_ove, overwirte enable in _Hal_tmds_EQBandWidthSetting()
576 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(11)); // atop_gc_rctrl_pll_ove, overwrite disable in _Hal_tmds_EQBandWidthSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/
H A DhalMHL.c414 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(10)); // I-control PD overwrite write in _mhal_mhl_HdmiBypassModeSetting()
534 W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(10), BIT(10)); // I-control PD overwrite write in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c851 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(11), BIT(11)); // atop_gc_rctrl_pll_ove, overwirte enable in _Hal_tmds_EQBandWidthSetting()
872 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(11)); // atop_gc_rctrl_pll_ove, overwrite disable in _Hal_tmds_EQBandWidthSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c862 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(11), BIT(11)); // atop_gc_rctrl_pll_ove, overwirte enable in _Hal_tmds_EQBandWidthSetting()
883 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(11)); // atop_gc_rctrl_pll_ove, overwrite disable in _Hal_tmds_EQBandWidthSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c862 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(11), BIT(11)); // atop_gc_rctrl_pll_ove, overwirte enable in _Hal_tmds_EQBandWidthSetting()
883 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(11)); // atop_gc_rctrl_pll_ove, overwrite disable in _Hal_tmds_EQBandWidthSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c923 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(11), BIT(11)); // atop_gc_rctrl_pll_ove, overwirte enable in _Hal_tmds_EQBandWidthSetting()
944 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(11)); // atop_gc_rctrl_pll_ove, overwrite disable in _Hal_tmds_EQBandWidthSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c854 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(11), BIT(11)); // atop_gc_rctrl_pll_ove, overwirte enable in _Hal_tmds_EQBandWidthSetting()
875 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(11)); // atop_gc_rctrl_pll_ove, overwrite disable in _Hal_tmds_EQBandWidthSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c854 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(11), BIT(11)); // atop_gc_rctrl_pll_ove, overwirte enable in _Hal_tmds_EQBandWidthSetting()
875 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(11)); // atop_gc_rctrl_pll_ove, overwrite disable in _Hal_tmds_EQBandWidthSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c989 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(11), BIT(11)); // atop_gc_rctrl_pll_ove, overwirte enable in _Hal_tmds_EQBandWidthSetting()
1010 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(11)); // atop_gc_rctrl_pll_ove, overwrite disable in _Hal_tmds_EQBandWidthSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c854 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(11), BIT(11)); // atop_gc_rctrl_pll_ove, overwirte enable in _Hal_tmds_EQBandWidthSetting()
875 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(11)); // atop_gc_rctrl_pll_ove, overwrite disable in _Hal_tmds_EQBandWidthSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c989 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, BIT(11), BIT(11)); // atop_gc_rctrl_pll_ove, overwirte enable in _Hal_tmds_EQBandWidthSetting()
1010 … W2BYTEMSK(REG_COMBO_PHY0_P0_6F_L, 0, BIT(11)); // atop_gc_rctrl_pll_ove, overwrite disable in _Hal_tmds_EQBandWidthSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h1719 #define REG_COMBO_PHY0_P0_6F_L (REG_COMBO_PHY0_P0_BASE + 0xDE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h1721 #define REG_COMBO_PHY0_P0_6F_L (REG_COMBO_PHY0_P0_BASE + 0xDE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h1719 #define REG_COMBO_PHY0_P0_6F_L (REG_COMBO_PHY0_P0_BASE + 0xDE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h1721 #define REG_COMBO_PHY0_P0_6F_L (REG_COMBO_PHY0_P0_BASE + 0xDE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h1719 #define REG_COMBO_PHY0_P0_6F_L (REG_COMBO_PHY0_P0_BASE + 0xDE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h1721 #define REG_COMBO_PHY0_P0_6F_L (REG_COMBO_PHY0_P0_BASE + 0xDE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h1721 #define REG_COMBO_PHY0_P0_6F_L (REG_COMBO_PHY0_P0_BASE + 0xDE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h1719 #define REG_COMBO_PHY0_P0_6F_L (REG_COMBO_PHY0_P0_BASE + 0xDE) macro

12