| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/hdcp/ |
| H A D | regHDCP.h | 430 #define REG_COMBO_GP_TOP_34_L 0x34U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/mainz/hdcp/ |
| H A D | regHDCP.h | 430 #define REG_COMBO_GP_TOP_34_L 0x34U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/curry/hdcp/ |
| H A D | regHDCP.h | 430 #define REG_COMBO_GP_TOP_34_L 0x34U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/hdcp/ |
| H A D | regHDCP.h | 430 #define REG_COMBO_GP_TOP_34_L 0x34U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/hdcp/ |
| H A D | regHDCP.h | 430 #define REG_COMBO_GP_TOP_34_L 0x34U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/hdcp/ |
| H A D | regHDCP.h | 430 #define REG_COMBO_GP_TOP_34_L 0x34U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/messi/hdcp/ |
| H A D | regHDCP.h | 430 #define REG_COMBO_GP_TOP_34_L 0x34U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/kano/hdcp/ |
| H A D | regHDCP.h | 430 #define REG_COMBO_GP_TOP_34_L 0x34U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/hdcp/ |
| H A D | regHDCP.h | 430 #define REG_COMBO_GP_TOP_34_L 0x34U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/k6lite/hdcp/ |
| H A D | regHDCP.h | 430 #define REG_COMBO_GP_TOP_34_L 0x34U macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/ |
| H A D | mhal_hdmi.c | 3429 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
3430 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/ |
| H A D | mhal_hdmi.c | 4166 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
4167 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_hdmi.c | 5874 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
5875 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_hdmi.c | 5942 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
5943 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 5996 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
5997 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_hdmi.c | 5942 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
5943 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 5989 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
5990 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 5996 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
5997 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_hdmi.c | 6577 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
6578 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_hdmi.c | 6580 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
6581 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 6352 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
6353 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_hdmi.c | 6583 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
6584 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 6352 W2BYTE(REG_COMBO_GP_TOP_34_L, BIT(3)); // COMBP_GP_TOP_34[3]: reset dvi2miu in Hal_DVI_Software_Reset()
6353 W2BYTE(REG_COMBO_GP_TOP_34_L, 0); in Hal_DVI_Software_Reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 6588 #define REG_COMBO_GP_TOP_34_L (REG_COMBO_GP_TOP_BASE + 0x68) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 6590 #define REG_COMBO_GP_TOP_34_L (REG_COMBO_GP_TOP_BASE + 0x68) macro
|