| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/hdcp/ |
| H A D | regHDCP.h | 410 #define REG_COMBO_GP_TOP_20_L 0x20U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/mainz/hdcp/ |
| H A D | regHDCP.h | 410 #define REG_COMBO_GP_TOP_20_L 0x20U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/curry/hdcp/ |
| H A D | regHDCP.h | 410 #define REG_COMBO_GP_TOP_20_L 0x20U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/hdcp/ |
| H A D | regHDCP.h | 410 #define REG_COMBO_GP_TOP_20_L 0x20U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/hdcp/ |
| H A D | regHDCP.h | 410 #define REG_COMBO_GP_TOP_20_L 0x20U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/hdcp/ |
| H A D | regHDCP.h | 410 #define REG_COMBO_GP_TOP_20_L 0x20U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/messi/hdcp/ |
| H A D | regHDCP.h | 410 #define REG_COMBO_GP_TOP_20_L 0x20U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/kano/hdcp/ |
| H A D | regHDCP.h | 410 #define REG_COMBO_GP_TOP_20_L 0x20U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/hdcp/ |
| H A D | regHDCP.h | 410 #define REG_COMBO_GP_TOP_20_L 0x20U macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/k6lite/hdcp/ |
| H A D | regHDCP.h | 410 #define REG_COMBO_GP_TOP_20_L 0x20U macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_hdmi.c | 724 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bHDMI20Flag? 0: (BIT(2)| BIT(0)), BMASK(3:0)); // [3]: reg_pix_sd… in _Hal_tmds_HDMI20PHYSetting()
770 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bYUV420Flag? BIT(2): 0, BMASK(4:0)); // [4]: reg_pix_420t_clk_div… in _Hal_tmds_YUV420PHYSetting()
4243 W2BYTEMSK(REG_COMBO_GP_TOP_20_L, BIT(12), BIT(12)); // [12]: enable DVI function (P2) in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_hdmi.c | 735 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bHDMI20Flag? 0: (BIT(2)| BIT(0)), BMASK(3:0)); // [3]: reg_pix_sd… in _Hal_tmds_HDMI20PHYSetting()
781 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bYUV420Flag? BIT(2): 0, BMASK(4:0)); // [4]: reg_pix_420t_clk_div… in _Hal_tmds_YUV420PHYSetting()
4352 W2BYTEMSK(REG_COMBO_GP_TOP_20_L, BIT(12), BIT(12)); // [12]: enable DVI function (P2) in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 806 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bHDMI20Flag? 0: (BIT(2)| BIT(0)), BMASK(3:0)); // [3]: reg_pix_sd… in _Hal_tmds_HDMI20PHYSetting()
852 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bYUV420Flag? BIT(2): 0, BMASK(4:0)); // [4]: reg_pix_420t_clk_div… in _Hal_tmds_YUV420PHYSetting()
4358 W2BYTEMSK(REG_COMBO_GP_TOP_20_L, BIT(12), BIT(12)); // [12]: enable DVI function (P2) in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_hdmi.c | 735 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bHDMI20Flag? 0: (BIT(2)| BIT(0)), BMASK(3:0)); // [3]: reg_pix_sd… in _Hal_tmds_HDMI20PHYSetting()
781 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bYUV420Flag? BIT(2): 0, BMASK(4:0)); // [4]: reg_pix_420t_clk_div… in _Hal_tmds_YUV420PHYSetting()
4352 W2BYTEMSK(REG_COMBO_GP_TOP_20_L, BIT(12), BIT(12)); // [12]: enable DVI function (P2) in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 796 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bHDMI20Flag? 0: (BIT(2)| BIT(0)), BMASK(3:0)); // [3]: reg_pix_sd… in _Hal_tmds_HDMI20PHYSetting()
842 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bYUV420Flag? BIT(2): 0, BMASK(4:0)); // [4]: reg_pix_420t_clk_div… in _Hal_tmds_YUV420PHYSetting()
4302 W2BYTEMSK(REG_COMBO_GP_TOP_20_L, BIT(12), BIT(12)); // [12]: enable DVI function (P2) in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 806 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bHDMI20Flag? 0: (BIT(2)| BIT(0)), BMASK(3:0)); // [3]: reg_pix_sd… in _Hal_tmds_HDMI20PHYSetting()
852 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bYUV420Flag? BIT(2): 0, BMASK(4:0)); // [4]: reg_pix_420t_clk_div… in _Hal_tmds_YUV420PHYSetting()
4358 W2BYTEMSK(REG_COMBO_GP_TOP_20_L, BIT(12), BIT(12)); // [12]: enable DVI function (P2) in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_hdmi.c | 727 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bHDMI20Flag? 0: (BIT(2)| BIT(0)), BMASK(3:0)); // [3]: reg_pix_sd… in _Hal_tmds_HDMI20PHYSetting()
773 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bYUV420Flag? BIT(2): 0, BMASK(4:0)); // [4]: reg_pix_420t_clk_div… in _Hal_tmds_YUV420PHYSetting()
4926 W2BYTEMSK(REG_COMBO_GP_TOP_20_L, BIT(12), BIT(12)); // [12]: enable DVI function (P2) in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_hdmi.c | 727 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bHDMI20Flag? 0: (BIT(2)| BIT(0)), BMASK(3:0)); // [3]: reg_pix_sd… in _Hal_tmds_HDMI20PHYSetting()
773 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bYUV420Flag? BIT(2): 0, BMASK(4:0)); // [4]: reg_pix_420t_clk_div… in _Hal_tmds_YUV420PHYSetting()
4929 W2BYTEMSK(REG_COMBO_GP_TOP_20_L, BIT(12), BIT(12)); // [12]: enable DVI function (P2) in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 862 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bHDMI20Flag? 0: (BIT(2)| BIT(0)), BMASK(3:0)); // [3]: reg_pix_sd… in _Hal_tmds_HDMI20PHYSetting()
908 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bYUV420Flag? BIT(2): 0, BMASK(4:0)); // [4]: reg_pix_420t_clk_div… in _Hal_tmds_YUV420PHYSetting()
4486 W2BYTEMSK(REG_COMBO_GP_TOP_20_L, BIT(12), BIT(12)); // [12]: enable DVI function (P2) in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_hdmi.c | 727 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bHDMI20Flag? 0: (BIT(2)| BIT(0)), BMASK(3:0)); // [3]: reg_pix_sd… in _Hal_tmds_HDMI20PHYSetting()
773 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bYUV420Flag? BIT(2): 0, BMASK(4:0)); // [4]: reg_pix_420t_clk_div… in _Hal_tmds_YUV420PHYSetting()
4932 W2BYTEMSK(REG_COMBO_GP_TOP_20_L, BIT(12), BIT(12)); // [12]: enable DVI function (P2) in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 862 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bHDMI20Flag? 0: (BIT(2)| BIT(0)), BMASK(3:0)); // [3]: reg_pix_sd… in _Hal_tmds_HDMI20PHYSetting()
908 …W2BYTEMSK(REG_COMBO_GP_TOP_20_L, bYUV420Flag? BIT(2): 0, BMASK(4:0)); // [4]: reg_pix_420t_clk_div… in _Hal_tmds_YUV420PHYSetting()
4486 W2BYTEMSK(REG_COMBO_GP_TOP_20_L, BIT(12), BIT(12)); // [12]: enable DVI function (P2) in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 6548 #define REG_COMBO_GP_TOP_20_L (REG_COMBO_GP_TOP_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 6550 #define REG_COMBO_GP_TOP_20_L (REG_COMBO_GP_TOP_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 6540 #define REG_COMBO_GP_TOP_20_L (REG_COMBO_GP_TOP_BASE + 0x40) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 6550 #define REG_COMBO_GP_TOP_20_L (REG_COMBO_GP_TOP_BASE + 0x40) macro
|