Home
last modified time | relevance | path

Searched refs:REG_CKG_DAC1 (Results 1 – 14 of 14) sorted by relevance

/utopia/UTPA2-700.0.x/modules/pws/hal/curry/pws/
H A DhalPWS.c253 …HAL_PWS_WriteByte(REG_CKG_DAC1, ((HAL_PWS_ReadByte(REG_CKG_DAC1) & ~CKG_DAC1_MASK) | CKG_DAC1_XTAL… in PwsPowerMonitorThread()
277 …HAL_PWS_WriteByte(REG_CKG_DAC1, (HAL_PWS_ReadByte(REG_CKG_DAC1) & ~CKG_DAC1_MASK) | CKG_DAC1_CLK_V… in PwsPowerMonitorThread()
H A DregPWS.h160 #define REG_CKG_DAC1 (0x100BB2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/k6/pws/
H A DhalPWS.c254 …HAL_PWS_WriteByte(REG_CKG_DAC1, ((HAL_PWS_ReadByte(REG_CKG_DAC1) & ~CKG_DAC1_MASK) | CKG_DAC1_XTAL… in PwsPowerMonitorThread()
275 …HAL_PWS_WriteByte(REG_CKG_DAC1, (HAL_PWS_ReadByte(REG_CKG_DAC1) & ~CKG_DAC1_MASK) | CKG_DAC1_CLK_V… in PwsPowerMonitorThread()
H A DregPWS.h160 #define REG_CKG_DAC1 (0x100BB2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/k6lite/pws/
H A DhalPWS.c254 …HAL_PWS_WriteByte(REG_CKG_DAC1, ((HAL_PWS_ReadByte(REG_CKG_DAC1) & ~CKG_DAC1_MASK) | CKG_DAC1_XTAL… in PwsPowerMonitorThread()
275 …HAL_PWS_WriteByte(REG_CKG_DAC1, (HAL_PWS_ReadByte(REG_CKG_DAC1) & ~CKG_DAC1_MASK) | CKG_DAC1_CLK_V… in PwsPowerMonitorThread()
H A DregPWS.h160 #define REG_CKG_DAC1 (0x100BB2) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A DhalDAC.c767 …W1BYTE(L_BK_CHIPTOP(REG_CKG_DAC1), (~bEnable), REG_CKG_DAC1_DISABLE_MASK); //set clock MUX for X/Y… in Hal_DAC_Enable()
851 W1BYTE(L_BK_CHIPTOP(REG_CKG_DAC1), DacClk, 3:2); in Hal_DAC_SetOutputSource()
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dhwreg_dac.h142 #define REG_CKG_DAC1 (0x59) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dhwreg_dac.h142 #define REG_CKG_DAC1 (0x59) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dhwreg_dac.h142 #define REG_CKG_DAC1 (0x59) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dhwreg_dac.h142 #define REG_CKG_DAC1 (0x59) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A DhalDAC.c1187 …W1BYTE(L_BK_CHIPTOP(REG_CKG_DAC1), (~bEnable), REG_CKG_DAC1_DISABLE_MASK); //set clock MUX for X/Y… in Hal_DAC_Enable()
1271 W1BYTE(L_BK_CHIPTOP(REG_CKG_DAC1), DacClk, 3:2); in Hal_DAC_SetOutputSource()
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A DhalDAC.c1190 …W1BYTE(L_BK_CHIPTOP(REG_CKG_DAC1), (~bEnable), REG_CKG_DAC1_DISABLE_MASK); //set clock MUX for X/Y… in Hal_DAC_Enable()
1283 W1BYTE(L_BK_CHIPTOP(REG_CKG_DAC1), DacClk, 3:2); in Hal_DAC_SetOutputSource()
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A DhalDAC.c1190 …W1BYTE(L_BK_CHIPTOP(REG_CKG_DAC1), (~bEnable), REG_CKG_DAC1_DISABLE_MASK); //set clock MUX for X/Y… in Hal_DAC_Enable()
1283 W1BYTE(L_BK_CHIPTOP(REG_CKG_DAC1), DacClk, 3:2); in Hal_DAC_SetOutputSource()