Home
last modified time | relevance | path

Searched refs:REG_ADC_ATOP_39_L (Results 1 – 25 of 50) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_mux.c280 W2BYTEMSK(REG_ADC_ATOP_39_L, ((u16mux<<4)|u16mux) , LBMASK);
293 W2BYTEMSK(REG_ADC_ATOP_39_L, ((u16mux<<4)|u16mux)<<8 , HBMASK); in _Hal_SC_mux_set_cvbsout1_c_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_mux.c280 W2BYTEMSK(REG_ADC_ATOP_39_L, ((u16mux<<4)|u16mux) , LBMASK);
293 W2BYTEMSK(REG_ADC_ATOP_39_L, ((u16mux<<4)|u16mux)<<8 , HBMASK); in _Hal_SC_mux_set_cvbsout1_c_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_mux.c280 W2BYTEMSK(REG_ADC_ATOP_39_L, ((u16mux<<4)|u16mux) , LBMASK);
293 W2BYTEMSK(REG_ADC_ATOP_39_L, ((u16mux<<4)|u16mux)<<8 , HBMASK); in _Hal_SC_mux_set_cvbsout1_c_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_mux.c280 W2BYTEMSK(REG_ADC_ATOP_39_L, ((u16mux<<4)|u16mux) , LBMASK);
293 W2BYTEMSK(REG_ADC_ATOP_39_L, ((u16mux<<4)|u16mux)<<8 , HBMASK); in _Hal_SC_mux_set_cvbsout1_c_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_adc.c2582 W2BYTEMSK(REG_ADC_ATOP_39_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2587 W2BYTEMSK(REG_ADC_ATOP_39_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2648 W2BYTEMSK(REG_ADC_ATOP_39_L, u16value, 0x1F); in Hal_ADC_Set_SOGBW()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_adc.c2582 W2BYTEMSK(REG_ADC_ATOP_39_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2587 W2BYTEMSK(REG_ADC_ATOP_39_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2648 W2BYTEMSK(REG_ADC_ATOP_39_L, u16value, 0x1F); in Hal_ADC_Set_SOGBW()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_adc.c2695 W2BYTEMSK(REG_ADC_ATOP_39_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2700 W2BYTEMSK(REG_ADC_ATOP_39_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2765 W2BYTEMSK(REG_ADC_ATOP_39_L, u16value, 0x1F); in Hal_ADC_Set_SOGBW()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_adc.c2729 W2BYTEMSK(REG_ADC_ATOP_39_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2734 W2BYTEMSK(REG_ADC_ATOP_39_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2799 W2BYTEMSK(REG_ADC_ATOP_39_L, u16value, 0x1F); in Hal_ADC_Set_SOGBW()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_adc.c2747 W2BYTEMSK(REG_ADC_ATOP_39_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2752 W2BYTEMSK(REG_ADC_ATOP_39_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2817 W2BYTEMSK(REG_ADC_ATOP_39_L, u16value, 0x1F); in Hal_ADC_Set_SOGBW()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_adc.c2695 W2BYTEMSK(REG_ADC_ATOP_39_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2700 W2BYTEMSK(REG_ADC_ATOP_39_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2765 W2BYTEMSK(REG_ADC_ATOP_39_L, u16value, 0x1F); in Hal_ADC_Set_SOGBW()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_adc.c2874 W2BYTEMSK(REG_ADC_ATOP_39_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2879 W2BYTEMSK(REG_ADC_ATOP_39_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2944 W2BYTEMSK(REG_ADC_ATOP_39_L, u16value, 0x1F); in Hal_ADC_Set_SOGBW()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_adc.c2866 W2BYTEMSK(REG_ADC_ATOP_39_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2871 W2BYTEMSK(REG_ADC_ATOP_39_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2936 W2BYTEMSK(REG_ADC_ATOP_39_L, u16value, 0x1F); in Hal_ADC_Set_SOGBW()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_adc.c2853 W2BYTEMSK(REG_ADC_ATOP_39_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2858 W2BYTEMSK(REG_ADC_ATOP_39_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2923 W2BYTEMSK(REG_ADC_ATOP_39_L, u16value, 0x1F); in Hal_ADC_Set_SOGBW()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_adc.c2853 W2BYTEMSK(REG_ADC_ATOP_39_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2858 W2BYTEMSK(REG_ADC_ATOP_39_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2923 W2BYTEMSK(REG_ADC_ATOP_39_L, u16value, 0x1F); in Hal_ADC_Set_SOGBW()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_adc.c2855 W2BYTEMSK(REG_ADC_ATOP_39_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2860 W2BYTEMSK(REG_ADC_ATOP_39_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
2925 W2BYTEMSK(REG_ADC_ATOP_39_L, u16value, 0x1F); in Hal_ADC_Set_SOGBW()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_adc_atop.h219 #define REG_ADC_ATOP_39_L (REG_ADC_ATOP_BASE + 0x72) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_adc_atop.h219 #define REG_ADC_ATOP_39_L (REG_ADC_ATOP_BASE + 0x72) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_adc_atop.h219 #define REG_ADC_ATOP_39_L (REG_ADC_ATOP_BASE + 0x72) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_adc_atop.h219 #define REG_ADC_ATOP_39_L (REG_ADC_ATOP_BASE + 0x72) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_adc_atop.h219 #define REG_ADC_ATOP_39_L (REG_ADC_ATOP_BASE + 0x72) macro
H A Dmhal_adctbl.c41 { DRV_ADC_REG(REG_ADC_ATOP_39_L), 0x1F, 0x00, 0x00/*All*/, },
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_adc_atop.h219 #define REG_ADC_ATOP_39_L (REG_ADC_ATOP_BASE + 0x72) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_adc_atop.h219 #define REG_ADC_ATOP_39_L (REG_ADC_ATOP_BASE + 0x72) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_adc_atop.h219 #define REG_ADC_ATOP_39_L (REG_ADC_ATOP_BASE + 0x72) macro
H A Dmhal_adctbl.c41 { DRV_ADC_REG(REG_ADC_ATOP_39_L), 0x1F, 0x00, 0x00/*All*/, },

12