Home
last modified time | relevance | path

Searched refs:RASP_STR2MIU_RST_WADDR (Results 1 – 10 of 10) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6lite/nsk2/
H A DregNDSRASP.h211 #define RASP_STR2MIU_RST_WADDR 0x00000010 macro
521 #define RASP_STR2MIU_RST_WADDR 0x00000010 macro
H A DhalNDSRASP.c350 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 | RASP_STR2MIU_RST_WADDR)); in HAL_NDSRASP_Str2MIU_Reset()
352 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 & ~(RASP_STR2MIU_RST_WADDR)) ); in HAL_NDSRASP_Str2MIU_Reset()
573 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 | RASP_STR2MIU_RST_WADDR) ); in HAL_NDSRASP_Pause()
575 … HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 & (~RASP_STR2MIU_RST_WADDR)) ); in HAL_NDSRASP_Pause()
/utopia/UTPA2-700.0.x/modules/dscmb/hal/kano/nsk2/
H A DregNDSRASP.h211 #define RASP_STR2MIU_RST_WADDR 0x00000010 macro
521 #define RASP_STR2MIU_RST_WADDR 0x00000010 macro
H A DhalNDSRASP.c350 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 | RASP_STR2MIU_RST_WADDR)); in HAL_NDSRASP_Str2MIU_Reset()
352 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 & ~(RASP_STR2MIU_RST_WADDR)) ); in HAL_NDSRASP_Str2MIU_Reset()
573 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 | RASP_STR2MIU_RST_WADDR) ); in HAL_NDSRASP_Pause()
575 … HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 & (~RASP_STR2MIU_RST_WADDR)) ); in HAL_NDSRASP_Pause()
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k7u/nsk2/
H A DregNDSRASP.h211 #define RASP_STR2MIU_RST_WADDR 0x00000010 macro
521 #define RASP_STR2MIU_RST_WADDR 0x00000010 macro
H A DhalNDSRASP.c350 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 | RASP_STR2MIU_RST_WADDR)); in HAL_NDSRASP_Str2MIU_Reset()
352 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 & ~(RASP_STR2MIU_RST_WADDR)) ); in HAL_NDSRASP_Str2MIU_Reset()
573 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 | RASP_STR2MIU_RST_WADDR) ); in HAL_NDSRASP_Pause()
575 … HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 & (~RASP_STR2MIU_RST_WADDR)) ); in HAL_NDSRASP_Pause()
/utopia/UTPA2-700.0.x/modules/dscmb/hal/curry/nsk2/
H A DregNDSRASP.h211 #define RASP_STR2MIU_RST_WADDR 0x00000010 macro
521 #define RASP_STR2MIU_RST_WADDR 0x00000010 macro
H A DhalNDSRASP.c350 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 | RASP_STR2MIU_RST_WADDR)); in HAL_NDSRASP_Str2MIU_Reset()
352 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 & ~(RASP_STR2MIU_RST_WADDR)) ); in HAL_NDSRASP_Str2MIU_Reset()
573 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 | RASP_STR2MIU_RST_WADDR) ); in HAL_NDSRASP_Pause()
575 … HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 & (~RASP_STR2MIU_RST_WADDR)) ); in HAL_NDSRASP_Pause()
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6/nsk2/
H A DregNDSRASP.h211 #define RASP_STR2MIU_RST_WADDR 0x00000010 macro
521 #define RASP_STR2MIU_RST_WADDR 0x00000010 macro
H A DhalNDSRASP.c350 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 | RASP_STR2MIU_RST_WADDR)); in HAL_NDSRASP_Str2MIU_Reset()
352 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 & ~(RASP_STR2MIU_RST_WADDR)) ); in HAL_NDSRASP_Str2MIU_Reset()
573 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 | RASP_STR2MIU_RST_WADDR) ); in HAL_NDSRASP_Pause()
575 … HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL1, (HWCtrl1 & (~RASP_STR2MIU_RST_WADDR)) ); in HAL_NDSRASP_Pause()