Home
last modified time | relevance | path

Searched refs:RASP_PAYLD2MIU_LPCR_WT (Results 1 – 10 of 10) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6lite/nsk2/
H A DregNDSRASP.h238 #define RASP_PAYLD2MIU_LPCR_WT 0x00000080 macro
547 #define RASP_PAYLD2MIU_LPCR_WT 0x00000080 macro
H A DhalNDSRASP.c1025 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL3, (HW_CTRL3 | RASP_PAYLD2MIU_LPCR_WT) ); in HAL_NDSRASP_SetPayloadTimeStamp()
1026 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL3, (HW_CTRL3 & (~RASP_PAYLD2MIU_LPCR_WT)) ); in HAL_NDSRASP_SetPayloadTimeStamp()
1032 SET_FLAG1(_HAL_REG16_R(&_RASPReg[u32RASPEng][0].RASP_HW_CTRL3) , RASP_PAYLD2MIU_LPCR_WT)); in HAL_NDSRASP_SetPayloadTimeStamp()
1034 RESET_FLAG1(_HAL_REG16_R(&_RASPReg[u32RASPEng][0].RASP_HW_CTRL3) , RASP_PAYLD2MIU_LPCR_WT)); in HAL_NDSRASP_SetPayloadTimeStamp()
/utopia/UTPA2-700.0.x/modules/dscmb/hal/kano/nsk2/
H A DregNDSRASP.h238 #define RASP_PAYLD2MIU_LPCR_WT 0x00000080 macro
547 #define RASP_PAYLD2MIU_LPCR_WT 0x00000080 macro
H A DhalNDSRASP.c1025 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL3, (HW_CTRL3 | RASP_PAYLD2MIU_LPCR_WT) ); in HAL_NDSRASP_SetPayloadTimeStamp()
1026 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL3, (HW_CTRL3 & (~RASP_PAYLD2MIU_LPCR_WT)) ); in HAL_NDSRASP_SetPayloadTimeStamp()
1032 SET_FLAG1(_HAL_REG16_R(&_RASPReg[u32RASPEng][0].RASP_HW_CTRL3) , RASP_PAYLD2MIU_LPCR_WT)); in HAL_NDSRASP_SetPayloadTimeStamp()
1034 RESET_FLAG1(_HAL_REG16_R(&_RASPReg[u32RASPEng][0].RASP_HW_CTRL3) , RASP_PAYLD2MIU_LPCR_WT)); in HAL_NDSRASP_SetPayloadTimeStamp()
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k7u/nsk2/
H A DregNDSRASP.h238 #define RASP_PAYLD2MIU_LPCR_WT 0x00000080 macro
547 #define RASP_PAYLD2MIU_LPCR_WT 0x00000080 macro
H A DhalNDSRASP.c1025 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL3, (HW_CTRL3 | RASP_PAYLD2MIU_LPCR_WT) ); in HAL_NDSRASP_SetPayloadTimeStamp()
1026 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL3, (HW_CTRL3 & (~RASP_PAYLD2MIU_LPCR_WT)) ); in HAL_NDSRASP_SetPayloadTimeStamp()
1032 SET_FLAG1(_HAL_REG16_R(&_RASPReg[u32RASPEng][0].RASP_HW_CTRL3) , RASP_PAYLD2MIU_LPCR_WT)); in HAL_NDSRASP_SetPayloadTimeStamp()
1034 RESET_FLAG1(_HAL_REG16_R(&_RASPReg[u32RASPEng][0].RASP_HW_CTRL3) , RASP_PAYLD2MIU_LPCR_WT)); in HAL_NDSRASP_SetPayloadTimeStamp()
/utopia/UTPA2-700.0.x/modules/dscmb/hal/curry/nsk2/
H A DregNDSRASP.h238 #define RASP_PAYLD2MIU_LPCR_WT 0x00000080 macro
547 #define RASP_PAYLD2MIU_LPCR_WT 0x00000080 macro
H A DhalNDSRASP.c1025 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL3, (HW_CTRL3 | RASP_PAYLD2MIU_LPCR_WT) ); in HAL_NDSRASP_SetPayloadTimeStamp()
1026 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL3, (HW_CTRL3 & (~RASP_PAYLD2MIU_LPCR_WT)) ); in HAL_NDSRASP_SetPayloadTimeStamp()
1032 SET_FLAG1(_HAL_REG16_R(&_RASPReg[u32RASPEng][0].RASP_HW_CTRL3) , RASP_PAYLD2MIU_LPCR_WT)); in HAL_NDSRASP_SetPayloadTimeStamp()
1034 RESET_FLAG1(_HAL_REG16_R(&_RASPReg[u32RASPEng][0].RASP_HW_CTRL3) , RASP_PAYLD2MIU_LPCR_WT)); in HAL_NDSRASP_SetPayloadTimeStamp()
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6/nsk2/
H A DregNDSRASP.h238 #define RASP_PAYLD2MIU_LPCR_WT 0x00000080 macro
547 #define RASP_PAYLD2MIU_LPCR_WT 0x00000080 macro
H A DhalNDSRASP.c1025 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL3, (HW_CTRL3 | RASP_PAYLD2MIU_LPCR_WT) ); in HAL_NDSRASP_SetPayloadTimeStamp()
1026 HAL_RASP_WriteReg_Word(u32RASPEng, REG_RASP_HW_CTRL3, (HW_CTRL3 & (~RASP_PAYLD2MIU_LPCR_WT)) ); in HAL_NDSRASP_SetPayloadTimeStamp()
1032 SET_FLAG1(_HAL_REG16_R(&_RASPReg[u32RASPEng][0].RASP_HW_CTRL3) , RASP_PAYLD2MIU_LPCR_WT)); in HAL_NDSRASP_SetPayloadTimeStamp()
1034 RESET_FLAG1(_HAL_REG16_R(&_RASPReg[u32RASPEng][0].RASP_HW_CTRL3) , RASP_PAYLD2MIU_LPCR_WT)); in HAL_NDSRASP_SetPayloadTimeStamp()