Home
last modified time | relevance | path

Searched refs:R2_REG_SDR_HI_DATA_BASE (Results 1 – 25 of 32) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/cpu/hal/mooney/cpu/
H A DregCPU.h135 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE + 0x0088UL) macro
H A DhalCPU.c547 HAL_COPRO_RegWrite2Byte(R2_REG_SDR_HI_DATA_BASE, (base_addr >> 16)); //D Fetch Offset - High in HAL_COPRO_Enable()
/utopia/UTPA2-700.0.x/modules/cpu/hal/maldives/cpu/
H A DregCPU.h134 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE + 0x0088) macro
H A DhalCPU.c474 HAL_COPRO_RegWrite2Byte(R2_REG_SDR_HI_DATA_BASE, (base_addr>>16)); //D Fetch Offset - High in HAL_COPRO_Enable()
/utopia/UTPA2-700.0.x/modules/cpu/hal/mainz/cpu/
H A DregCPU.h135 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE + 0x0088UL) macro
H A DhalCPU.c545 HAL_COPRO_RegWrite2Byte(R2_REG_SDR_HI_DATA_BASE, (base_addr >> 16)); //D Fetch Offset - High in HAL_COPRO_Enable()
/utopia/UTPA2-700.0.x/modules/cpu/hal/messi/cpu/
H A DregCPU.h135 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE + 0x0088UL) macro
H A DhalCPU.c545 HAL_COPRO_RegWrite2Byte(R2_REG_SDR_HI_DATA_BASE, (base_addr >> 16)); //D Fetch Offset - High in HAL_COPRO_Enable()
/utopia/UTPA2-700.0.x/modules/cpu/hal/mustang/cpu/
H A DregCPU.h134 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE + 0x0088) macro
H A DhalCPU.c474 HAL_COPRO_RegWrite2Byte(R2_REG_SDR_HI_DATA_BASE, (base_addr>>16)); //D Fetch Offset - High in HAL_COPRO_Enable()
/utopia/UTPA2-700.0.x/modules/cpu/hal/k6lite/cpu/
H A DregCPU.h133 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE+0x0088UL) macro
H A DhalCPU.c481 HAL_COPRO_RegWrite2Byte(R2_REG_SDR_HI_DATA_BASE, (base_addr>>16)); //D Fetch Offset - High in HAL_COPRO_Enable()
/utopia/UTPA2-700.0.x/modules/cpu/hal/k7u/cpu/
H A DregCPU.h133 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE+0x0088UL) macro
H A DhalCPU.c481 HAL_COPRO_RegWrite2Byte(R2_REG_SDR_HI_DATA_BASE, (base_addr>>16)); //D Fetch Offset - High in HAL_COPRO_Enable()
/utopia/UTPA2-700.0.x/modules/cpu/hal/curry/cpu/
H A DregCPU.h133 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE+0x0088UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/k6/cpu/
H A DregCPU.h133 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE+0x0088UL) macro
H A DhalCPU.c481 HAL_COPRO_RegWrite2Byte(R2_REG_SDR_HI_DATA_BASE, (base_addr>>16)); //D Fetch Offset - High in HAL_COPRO_Enable()
/utopia/UTPA2-700.0.x/modules/cpu/hal/kano/cpu/
H A DregCPU.h133 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE+0x0088UL) macro
H A DhalCPU.c481 HAL_COPRO_RegWrite2Byte(R2_REG_SDR_HI_DATA_BASE, (base_addr>>16)); //D Fetch Offset - High in HAL_COPRO_Enable()
/utopia/UTPA2-700.0.x/modules/cpu/hal/manhattan/cpu/
H A DregCPU.h160 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE+0x0088UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/macan/cpu/
H A DregCPU.h160 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE+0x0088UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/maxim/cpu/
H A DregCPU.h170 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE+0x0088UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/maserati/cpu/
H A DregCPU.h172 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE+0x0088UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/M7621/cpu/
H A DregCPU.h170 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE+0x0088UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/M7821/cpu/
H A DregCPU.h171 #define R2_REG_SDR_HI_DATA_BASE (R2_REG_BASE+0x0088UL) macro

12