Home
last modified time | relevance | path

Searched refs:LPLL_BK_SWITCH (Results 1 – 25 of 33) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/drv/xc/
H A Dmdrv_sc_display.c989 LPLL_BK_SWITCH(0x01); in MDrv_SC_Cal_FRC_Output_Vfreq()
991 LPLL_BK_SWITCH(0x00); in MDrv_SC_Cal_FRC_Output_Vfreq()
1316 LPLL_BK_SWITCH(0x01); in MDrv_SC_set_fpll()
1318 LPLL_BK_SWITCH(0x00); in MDrv_SC_set_fpll()
2992 LPLL_BK_SWITCH(0x00); in _MDrv_XC_Set_FPLL_Thresh_Mode()
3406 LPLL_BK_SWITCH(0x01); in MDrv_Scaler_SetPhaseLimit()
3408 LPLL_BK_SWITCH(0x00); in MDrv_Scaler_SetPhaseLimit()
3486 LPLL_BK_SWITCH(0x00); in MDrv_SC_Set_Output_Dclk_Slowly()
3600 LPLL_BK_SWITCH(0x00); in MDrv_Scaler_GetLPLLPhaseOfs()
3610 LPLL_BK_SWITCH(0x00); in MDrv_Scaler_GetLPLLPrdOfs()
[all …]
H A Dmdrv_sc_display.c.0989 LPLL_BK_SWITCH(0x01);
991 LPLL_BK_SWITCH(0x00);
1314 LPLL_BK_SWITCH(0x01);
1316 LPLL_BK_SWITCH(0x00);
2990 LPLL_BK_SWITCH(0x00);
3404 LPLL_BK_SWITCH(0x01);
3406 LPLL_BK_SWITCH(0x00);
3484 LPLL_BK_SWITCH(0x00);
3598 LPLL_BK_SWITCH(0x00);
3608 LPLL_BK_SWITCH(0x00);
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_sc.c2540 LPLL_BK_SWITCH(0x00); in HAL_SC_EnableFPLL()
2552 LPLL_BK_SWITCH(0x00); in _HAL_SC_GetFPLLPhaseDiffISR()
2597 LPLL_BK_SWITCH(0x00); in HAL_SC_GetOutputVFreqX100()
2762 LPLL_BK_SWITCH(0x00); in HAL_SC_Set_FPLL_Limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_sc.c2560 LPLL_BK_SWITCH(0x00); in HAL_SC_EnableFPLL()
2572 LPLL_BK_SWITCH(0x00); in _HAL_SC_GetFPLLPhaseDiffISR()
2617 LPLL_BK_SWITCH(0x00); in HAL_SC_GetOutputVFreqX100()
2782 LPLL_BK_SWITCH(0x00); in HAL_SC_Set_FPLL_Limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dmhal_xc_chip_config.h463 #define LPLL_BK_SWITCH(_x_) MDrv_WriteByte(REG_LPLL_BASE, _x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dmhal_xc_chip_config.h463 #define LPLL_BK_SWITCH(_x_) MDrv_WriteByte(REG_LPLL_BASE, _x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dmhal_xc_chip_config.h590 #define LPLL_BK_SWITCH(_x_) MDrv_WriteByte(REG_LPLL_BASE, _x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dmhal_xc_chip_config.h588 #define LPLL_BK_SWITCH(_x_) MDrv_WriteByte(REG_LPLL_BASE, _x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dmhal_xc_chip_config.h607 #define LPLL_BK_SWITCH(_x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dmhal_xc_chip_config.h613 #define LPLL_BK_SWITCH(_x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dmhal_xc_chip_config.h613 #define LPLL_BK_SWITCH(_x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dmhal_xc_chip_config.h615 #define LPLL_BK_SWITCH(_x_) macro
H A Dmhal_xc_chip_config.h.0614 #define LPLL_BK_SWITCH(_x_)
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dmhal_xc_chip_config.h571 #define LPLL_BK_SWITCH(_x_) MDrv_WriteByte(REG_LPLL_BASE, _x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dmhal_xc_chip_config.h671 #define LPLL_BK_SWITCH(_x_) MDrv_WriteByte(REG_LPLL_BASE, _x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dmhal_xc_chip_config.h631 #define LPLL_BK_SWITCH(_x_) MDrv_WriteByte(REG_LPLL_BASE, _x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dmhal_xc_chip_config.h683 #define LPLL_BK_SWITCH(_x_) MDrv_WriteByte(REG_LPLL_BASE, _x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dmhal_xc_chip_config.h621 #define LPLL_BK_SWITCH(_x_) MDrv_WriteByte(REG_LPLL_BASE, _x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dmhal_xc_chip_config.h688 #define LPLL_BK_SWITCH(_x_) MDrv_WriteByte(REG_LPLL_BASE, _x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dmhal_xc_chip_config.h675 #define LPLL_BK_SWITCH(_x_) MDrv_WriteByte(REG_LPLL_BASE, _x_) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_sc.c3952 LPLL_BK_SWITCH(0x01); in _MHal_SC_Flock_Caculate_LPLLSet()
3961 LPLL_BK_SWITCH(u8Lpll_bank); in _MHal_SC_Set_LPLL_Limit()
4014 LPLL_BK_SWITCH(0x01); in _MHal_SC_Flock_Set_IGainPGain()
4040 LPLL_BK_SWITCH(0x01); in _MHal_SC_Flock_Set_LPLL_Enable()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_sc.c4088 LPLL_BK_SWITCH(0x01); in _MHal_SC_Flock_Caculate_LPLLSet()
4097 LPLL_BK_SWITCH(u8Lpll_bank); in _MHal_SC_Set_LPLL_Limit()
4150 LPLL_BK_SWITCH(0x01); in _MHal_SC_Flock_Set_IGainPGain()
4176 LPLL_BK_SWITCH(0x01); in _MHal_SC_Flock_Set_LPLL_Enable()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_sc.c4874 LPLL_BK_SWITCH(0x01); in _MHal_SC_Flock_Caculate_LPLLSet()
4883 LPLL_BK_SWITCH(u8Lpll_bank); in _MHal_SC_Set_LPLL_Limit()
4936 LPLL_BK_SWITCH(0x01); in _MHal_SC_Flock_Set_IGainPGain()
4962 LPLL_BK_SWITCH(0x01); in _MHal_SC_Flock_Set_LPLL_Enable()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_sc.c5480 LPLL_BK_SWITCH(0x01); in _MHal_SC_Flock_Caculate_LPLLSet()
5490 LPLL_BK_SWITCH(u8Lpll_bank); in _MHal_SC_Set_LPLL_Limit()
5544 LPLL_BK_SWITCH(0x01); in _MHal_SC_Flock_Set_IGainPGain()
5572 LPLL_BK_SWITCH(0x01); in _MHal_SC_Flock_Set_LPLL_Enable()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_sc.c3829 LPLL_BK_SWITCH(0x00); in _HAL_SC_GetFPLLPhaseDiffISR()
3875 LPLL_BK_SWITCH(0x00); in HAL_SC_GetOutputVFreqX100()
4154 LPLL_BK_SWITCH(0x00); in HAL_SC_Set_FPLL_Limit()

12