| /utopia/UTPA2-700.0.x/modules/vdec_v1/hal/manhattan/hvd/ |
| H A D | halHVD_sub.c | 2270 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, HVD_REG_RISC_ISR_FORCE, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_Sub_SetForceISR()
2274 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, 0, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_Sub_SetForceISR()
|
| H A D | halHVD.c | 2483 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, HVD_REG_RISC_ISR_FORCE, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_SetForceISR()
2487 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, 0, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_SetForceISR()
|
| H A D | regHVD.h | 269 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maserati/hvd/ |
| H A D | halHVD_sub.c | 2270 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, HVD_REG_RISC_ISR_FORCE, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_Sub_SetForceISR()
2274 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, 0, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_Sub_SetForceISR()
|
| H A D | halHVD.c | 2483 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, HVD_REG_RISC_ISR_FORCE, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_SetForceISR()
2487 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, 0, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_SetForceISR()
|
| H A D | regHVD.h | 269 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v1/hal/macan/hvd/ |
| H A D | halHVD_sub.c | 2270 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, HVD_REG_RISC_ISR_FORCE, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_Sub_SetForceISR()
2274 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, 0, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_Sub_SetForceISR()
|
| H A D | halHVD.c | 2483 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, HVD_REG_RISC_ISR_FORCE, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_SetForceISR()
2487 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, 0, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_SetForceISR()
|
| H A D | regHVD.h | 269 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maxim/hvd/ |
| H A D | halHVD_sub.c | 2270 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, HVD_REG_RISC_ISR_FORCE, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_Sub_SetForceISR()
2274 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, 0, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_Sub_SetForceISR()
|
| H A D | halHVD.c | 2483 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, HVD_REG_RISC_ISR_FORCE, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_SetForceISR()
2487 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, 0, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_SetForceISR()
|
| H A D | regHVD.h | 269 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7621/hvd/ |
| H A D | halHVD_sub.c | 2270 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, HVD_REG_RISC_ISR_FORCE, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_Sub_SetForceISR()
2274 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, 0, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_Sub_SetForceISR()
|
| H A D | halHVD.c | 2483 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, HVD_REG_RISC_ISR_FORCE, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_SetForceISR()
2487 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, 0, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_SetForceISR()
|
| H A D | regHVD.h | 269 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7821/hvd/ |
| H A D | halHVD_sub.c | 2270 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, HVD_REG_RISC_ISR_FORCE, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_Sub_SetForceISR()
2274 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, 0, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_Sub_SetForceISR()
|
| H A D | halHVD.c | 2483 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, HVD_REG_RISC_ISR_FORCE, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_SetForceISR()
2487 _HVD_WriteWordMask(HVD_REG_RISC_MBOX_CLR, 0, HVD_REG_RISC_ISR_FORCE); in HAL_HVD_SetForceISR()
|
| H A D | regHVD.h | 269 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mustang/hvd_ex/ |
| H A D | regHVD_EX.h | 287 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maldives/hvd_ex/ |
| H A D | regHVD_EX.h | 287 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7621/hvd_ex/ |
| H A D | regHVD_EX.h | 276 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/messi/hvd_ex/ |
| H A D | regHVD_EX.h | 276 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/manhattan/hvd_ex/ |
| H A D | regHVD_EX.h | 276 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maldives/hvd_v3/ |
| H A D | regHVD_EX.h | 287 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maxim/hvd_ex/ |
| H A D | regHVD_EX.h | 276 #define HVD_REG_RISC_ISR_FORCE BIT(10) macro
|