Home
last modified time | relevance | path

Searched refs:HVD_REG_ESB_RPTR_POLL (Results 1 – 25 of 68) sorted by relevance

123

/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/manhattan/hvd/
H A DhalHVD_sub.c467 _HVD_WriteWordMask(HVD_REG_ESB_RPTR_BS2, 0, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_Sub_GetESReadPtr()
469 _HVD_WriteWordMask(HVD_REG_ESB_RPTR_BS2, HVD_REG_ESB_RPTR_POLL, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_Sub_GetESReadPtr()
H A DhalHVD.c473 _HVD_WriteWordMask(HVD_REG_ESB_RPTR, 0, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_GetESReadPtr()
475 _HVD_WriteWordMask(HVD_REG_ESB_RPTR, HVD_REG_ESB_RPTR_POLL, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_GetESReadPtr()
H A DregHVD.h240 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maserati/hvd/
H A DhalHVD_sub.c467 _HVD_WriteWordMask(HVD_REG_ESB_RPTR_BS2, 0, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_Sub_GetESReadPtr()
469 _HVD_WriteWordMask(HVD_REG_ESB_RPTR_BS2, HVD_REG_ESB_RPTR_POLL, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_Sub_GetESReadPtr()
H A DhalHVD.c473 _HVD_WriteWordMask(HVD_REG_ESB_RPTR, 0, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_GetESReadPtr()
475 _HVD_WriteWordMask(HVD_REG_ESB_RPTR, HVD_REG_ESB_RPTR_POLL, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_GetESReadPtr()
H A DregHVD.h240 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/macan/hvd/
H A DhalHVD_sub.c467 _HVD_WriteWordMask(HVD_REG_ESB_RPTR_BS2, 0, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_Sub_GetESReadPtr()
469 _HVD_WriteWordMask(HVD_REG_ESB_RPTR_BS2, HVD_REG_ESB_RPTR_POLL, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_Sub_GetESReadPtr()
H A DhalHVD.c473 _HVD_WriteWordMask(HVD_REG_ESB_RPTR, 0, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_GetESReadPtr()
475 _HVD_WriteWordMask(HVD_REG_ESB_RPTR, HVD_REG_ESB_RPTR_POLL, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_GetESReadPtr()
H A DregHVD.h240 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maxim/hvd/
H A DhalHVD_sub.c467 _HVD_WriteWordMask(HVD_REG_ESB_RPTR_BS2, 0, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_Sub_GetESReadPtr()
469 _HVD_WriteWordMask(HVD_REG_ESB_RPTR_BS2, HVD_REG_ESB_RPTR_POLL, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_Sub_GetESReadPtr()
H A DhalHVD.c473 _HVD_WriteWordMask(HVD_REG_ESB_RPTR, 0, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_GetESReadPtr()
475 _HVD_WriteWordMask(HVD_REG_ESB_RPTR, HVD_REG_ESB_RPTR_POLL, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_GetESReadPtr()
H A DregHVD.h240 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7621/hvd/
H A DhalHVD_sub.c467 _HVD_WriteWordMask(HVD_REG_ESB_RPTR_BS2, 0, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_Sub_GetESReadPtr()
469 _HVD_WriteWordMask(HVD_REG_ESB_RPTR_BS2, HVD_REG_ESB_RPTR_POLL, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_Sub_GetESReadPtr()
H A DhalHVD.c473 _HVD_WriteWordMask(HVD_REG_ESB_RPTR, 0, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_GetESReadPtr()
475 _HVD_WriteWordMask(HVD_REG_ESB_RPTR, HVD_REG_ESB_RPTR_POLL, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_GetESReadPtr()
H A DregHVD.h240 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7821/hvd/
H A DhalHVD_sub.c467 _HVD_WriteWordMask(HVD_REG_ESB_RPTR_BS2, 0, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_Sub_GetESReadPtr()
469 _HVD_WriteWordMask(HVD_REG_ESB_RPTR_BS2, HVD_REG_ESB_RPTR_POLL, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_Sub_GetESReadPtr()
H A DhalHVD.c473 _HVD_WriteWordMask(HVD_REG_ESB_RPTR, 0, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_GetESReadPtr()
475 _HVD_WriteWordMask(HVD_REG_ESB_RPTR, HVD_REG_ESB_RPTR_POLL, HVD_REG_ESB_RPTR_POLL); in _HAL_HVD_GetESReadPtr()
H A DregHVD.h240 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mustang/hvd_ex/
H A DregHVD_EX.h256 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maldives/hvd_ex/
H A DregHVD_EX.h256 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7621/hvd_ex/
H A DregHVD_EX.h245 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/messi/hvd_ex/
H A DregHVD_EX.h245 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/manhattan/hvd_ex/
H A DregHVD_EX.h245 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maldives/hvd_v3/
H A DregHVD_EX.h256 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maxim/hvd_ex/
H A DregHVD_EX.h245 #define HVD_REG_ESB_RPTR_POLL BIT(0) macro

123