Home
last modified time | relevance | path

Searched refs:E_FRCINT_FIQ_HST0_TO_HST1 (Results 1 – 15 of 15) sorted by relevance

/utopia/UTPA2-700.0.x/modules/mbx/hal/M7821/mbx/
H A DhalMBXINT.c196 MsOS_AttachInterrupt(E_FRCINT_FIQ_HST0_TO_HST1, (InterruptCb)_MHAL_MBXINT_INTHandler); in _MHAL_MBXINT_SetHostCPU()
197 …MsOS_EnableInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); //enable host0(HKCPU/Non-PM Intr) to host1(frc-r2) in _MHAL_MBXINT_SetHostCPU()
273 …MsOS_DisableInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); //disable host0(HKCPU/Non-PM Intr) to host1(frc-… in MHAL_MBXINT_DeInit()
274 MsOS_DetachInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); in MHAL_MBXINT_DeInit()
/utopia/UTPA2-700.0.x/modules/mbx/hal/manhattan/mbx/
H A DhalMBXINT.c196 MsOS_AttachInterrupt(E_FRCINT_FIQ_HST0_TO_HST1, (InterruptCb)_MHAL_MBXINT_INTHandler); in _MHAL_MBXINT_SetHostCPU()
197 …MsOS_EnableInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); //enable host0(HKCPU/Non-PM Intr) to host1(frc-r2) in _MHAL_MBXINT_SetHostCPU()
273 …MsOS_DisableInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); //disable host0(HKCPU/Non-PM Intr) to host1(frc-… in MHAL_MBXINT_DeInit()
274 MsOS_DetachInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); in MHAL_MBXINT_DeInit()
/utopia/UTPA2-700.0.x/modules/mbx/hal/maxim/mbx/
H A DhalMBXINT.c196 MsOS_AttachInterrupt(E_FRCINT_FIQ_HST0_TO_HST1, (InterruptCb)_MHAL_MBXINT_INTHandler); in _MHAL_MBXINT_SetHostCPU()
197 …MsOS_EnableInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); //enable host0(HKCPU/Non-PM Intr) to host1(frc-r2) in _MHAL_MBXINT_SetHostCPU()
273 …MsOS_DisableInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); //disable host0(HKCPU/Non-PM Intr) to host1(frc-… in MHAL_MBXINT_DeInit()
274 MsOS_DetachInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); in MHAL_MBXINT_DeInit()
/utopia/UTPA2-700.0.x/modules/mbx/hal/maserati/mbx/
H A DhalMBXINT.c196 MsOS_AttachInterrupt(E_FRCINT_FIQ_HST0_TO_HST1, (InterruptCb)_MHAL_MBXINT_INTHandler); in _MHAL_MBXINT_SetHostCPU()
197 …MsOS_EnableInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); //enable host0(HKCPU/Non-PM Intr) to host1(frc-r2) in _MHAL_MBXINT_SetHostCPU()
273 …MsOS_DisableInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); //disable host0(HKCPU/Non-PM Intr) to host1(frc-… in MHAL_MBXINT_DeInit()
274 MsOS_DetachInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); in MHAL_MBXINT_DeInit()
/utopia/UTPA2-700.0.x/modules/mbx/hal/M7621/mbx/
H A DhalMBXINT.c196 MsOS_AttachInterrupt(E_FRCINT_FIQ_HST0_TO_HST1, (InterruptCb)_MHAL_MBXINT_INTHandler); in _MHAL_MBXINT_SetHostCPU()
197 …MsOS_EnableInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); //enable host0(HKCPU/Non-PM Intr) to host1(frc-r2) in _MHAL_MBXINT_SetHostCPU()
273 …MsOS_DisableInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); //disable host0(HKCPU/Non-PM Intr) to host1(frc-… in MHAL_MBXINT_DeInit()
274 MsOS_DetachInterrupt(E_FRCINT_FIQ_HST0_TO_HST1); in MHAL_MBXINT_DeInit()
/utopia/UTPA2-700.0.x/mxlib/include/
H A DMsIRQ.h664 E_FRCINT_FIQ_HST0_TO_HST1 = E_FRCINT_FIQ_0x20_START+ 0, //manhattan enumerator
680 E_FRCINT_FIQ_HKCPU_TO_FRCR2 = E_FRCINT_FIQ_HST0_TO_HST1,
684 E_FRCINT_FIQ_MIPS_TO_FRCR2 = E_FRCINT_FIQ_HST0_TO_HST1,
/utopia/UTPA2-700.0.x/projects/tmplib/include/
H A DMsIRQ.h567 E_FRCINT_FIQ_HST0_TO_HST1 = E_FRCINT_FIQ_0x20_START+ 0, //manhattan enumerator
583 E_FRCINT_FIQ_HKCPU_TO_FRCR2 = E_FRCINT_FIQ_HST0_TO_HST1,
/utopia/UTPA2-700.0.x/mxlib/hal/manhattan/
H A DhalIRQTBL.h463 HAL_UpdateIrqTable(E_FIQ_00, E_FRCINT_FIQ_HST0_TO_HST1); in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/marcus/
H A DhalIRQTBL.h467 HAL_UpdateIrqTable(E_FIQ_00, E_FRCINT_FIQ_HST0_TO_HST1); in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/maxim/
H A DhalIRQTBL.h467 HAL_UpdateIrqTable(E_FIQ_00, E_FRCINT_FIQ_HST0_TO_HST1); in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/maserati/
H A DhalIRQTBL.h467 HAL_UpdateIrqTable(E_FIQ_00, E_FRCINT_FIQ_HST0_TO_HST1); in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/M7821/
H A DhalIRQTBL.h476 HAL_UpdateIrqTable(E_FIQ_00, E_FRCINT_FIQ_HST0_TO_HST1); in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/M7621/
H A DhalIRQTBL.h476 HAL_UpdateIrqTable(E_FIQ_00, E_FRCINT_FIQ_HST0_TO_HST1); in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/modules/mbx/drv/mbx/ecos_nos/
H A DdrvMBX.c614 case E_FRCINT_FIQ_HST0_TO_HST1: in _MDrv_MBX_MsgRecvCb()
/utopia/UTPA2-700.0.x/projects/build/
H A Dpreprocess.txt31807 E_FRCINT_FIQ_HST0_TO_HST1 = E_FRCINT_FIQ_0x20_START+ 0,
31823 E_FRCINT_FIQ_HKCPU_TO_FRCR2 = E_FRCINT_FIQ_HST0_TO_HST1,
31827 E_FRCINT_FIQ_MIPS_TO_FRCR2 = E_FRCINT_FIQ_HST0_TO_HST1,