Home
last modified time | relevance | path

Searched refs:DEF_COMBO_GP_TOP_REG_BANK (Results 1 – 18 of 18) sorted by relevance

/utopia/UTPA2-700.0.x/modules/hdmi/hal/mainz/hdcp/
H A DhalHDCP.c293 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), BIT(3… in MHal_HDCP_HDCP14FillKey()
302 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, 0, BIT(3)|BIT(2)|BIT(0)); /… in MHal_HDCP_HDCP14FillKey()
H A DregHDCP.h111 #define DEF_COMBO_GP_TOP_REG_BANK 0x073900U // 0x173900U macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/messi/hdcp/
H A DhalHDCP.c293 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), BIT(3… in MHal_HDCP_HDCP14FillKey()
302 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, 0, BIT(3)|BIT(2)|BIT(0)); /… in MHal_HDCP_HDCP14FillKey()
H A DregHDCP.h111 #define DEF_COMBO_GP_TOP_REG_BANK 0x073900U // 0x173900U macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/hdcp/
H A DhalHDCP.c355 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), BIT(3… in MHal_HDCP_HDCP14FillKey()
364 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), 0); /… in MHal_HDCP_HDCP14FillKey()
H A DregHDCP.h111 #define DEF_COMBO_GP_TOP_REG_BANK 0x073900U // 0x173900U macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/hdcp/
H A DhalHDCP.c355 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), BIT(3… in MHal_HDCP_HDCP14FillKey()
364 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), 0); /… in MHal_HDCP_HDCP14FillKey()
H A DregHDCP.h111 #define DEF_COMBO_GP_TOP_REG_BANK 0x073900U // 0x173900U macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/hdcp/
H A DhalHDCP.c355 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), BIT(3… in MHal_HDCP_HDCP14FillKey()
364 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), 0); /… in MHal_HDCP_HDCP14FillKey()
H A DregHDCP.h111 #define DEF_COMBO_GP_TOP_REG_BANK 0x073900U // 0x173900U macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/hdcp/
H A DhalHDCP.c446 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), BIT(3… in MHal_HDCP_HDCP14FillKey()
455 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, 0, BIT(3)|BIT(2)|BIT(0)); /… in MHal_HDCP_HDCP14FillKey()
H A DregHDCP.h111 #define DEF_COMBO_GP_TOP_REG_BANK 0x073900U // 0x173900U macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/hdcp/
H A DhalHDCP.c508 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), BIT(3… in MHal_HDCP_HDCP14FillKey()
517 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), 0); /… in MHal_HDCP_HDCP14FillKey()
H A DregHDCP.h111 #define DEF_COMBO_GP_TOP_REG_BANK 0x073900U // 0x173900U macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/kano/hdcp/
H A DhalHDCP.c514 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), BIT(3… in MHal_HDCP_HDCP14FillKey()
523 …MHalHdcpRegMaskWrite(DEF_COMBO_GP_TOP_REG_BANK, REG_COMBO_GP_TOP_40_L, BIT(3)|BIT(2)|BIT(0), 0); /… in MHal_HDCP_HDCP14FillKey()
H A DregHDCP.h111 #define DEF_COMBO_GP_TOP_REG_BANK 0x072600U // 0x172600U macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/curry/hdcp/
H A DregHDCP.h111 #define DEF_COMBO_GP_TOP_REG_BANK 0x000000U macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/k6lite/hdcp/
H A DregHDCP.h111 #define DEF_COMBO_GP_TOP_REG_BANK 0x000000U macro