Home
last modified time | relevance | path

Searched refs:CKG_IDCLK2_CLK_VD_ADC (Results 1 – 24 of 24) sorted by relevance

/utopia/UTPA2-700.0.x/modules/pws/hal/maldives/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/k6/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/macan/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6UL << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/mooney/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6UL << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/messi/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6UL << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/manhattan/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6UL << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/k6lite/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/M7821/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6UL << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/mainz/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6UL << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/mustang/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/maxim/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6UL << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/M7621/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6UL << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/curry/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/kano/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/maserati/pws/
H A DregCLKGEN.h456 #define CKG_IDCLK2_CLK_VD_ADC (6UL << 2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dmhal_xc_chip_config.h579 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dmhal_xc_chip_config.h579 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dmhal_xc_chip_config.h757 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dmhal_xc_chip_config.h763 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dmhal_xc_chip_config.h774 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dmhal_xc_chip_config.h768 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
H A Dmhal_xc_chip_config.h.0767 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2)
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dmhal_xc_chip_config.h728 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro
/utopia/UTPA2-700.0.x/modules/ve/drv/ve/include/
H A Dve_Analog_Reg.h1422 #define CKG_IDCLK2_CLK_VD_ADC (6 << 2) macro