Home
last modified time | relevance | path

Searched refs:CFG6_6D_REG_CLK_GATING_FIQ0 (Results 1 – 5 of 5) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6lite/nsk2/
H A DregTSP.h2385 #define CFG6_6D_REG_CLK_GATING_FIQ0 0x0001 macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k7u/nsk2/
H A DregTSP.h2385 #define CFG6_6D_REG_CLK_GATING_FIQ0 0x0001 macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tsp/
H A DregTSP.h2423 #define CFG6_6D_REG_CLK_GATING_FIQ0 0x0001 macro
H A DhalTSP.c8404 REG16_SET(&_RegCtrl6->CFG6_6D,CFG6_6D_REG_CLK_GATING_FIQ0 << u32Eng); in HAL_TSP_CLK_GATING()
8492 REG16_CLR(&_RegCtrl6->CFG6_6D,CFG6_6D_REG_CLK_GATING_FIQ0 << u32Eng); in HAL_TSP_CLK_GATING()
/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/tsp/
H A DhalTSP.c5810 REG16_SET(&_RegCtrl6->CFG6_6D,CFG6_6D_REG_CLK_GATING_FIQ0 << u32Eng); in HAL_TSP_CLK_GATING()
5898 REG16_CLR(&_RegCtrl6->CFG6_6D,CFG6_6D_REG_CLK_GATING_FIQ0 << u32Eng); in HAL_TSP_CLK_GATING()