Home
last modified time | relevance | path

Searched refs:AFEC_REG_BASE (Results 1 – 25 of 42) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/vd/hal/mustang/avd/
H A DregAVD.h120 #define AFEC_REG_BASE 0x3500 // 0x3500 - 0x35FF macro
150 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
151 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
152 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
153 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
154 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
155 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
156 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
157 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
158 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/vd/hal/kano/avd/
H A DregAVD.h120 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
150 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
151 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
152 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
153 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
154 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
155 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
156 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
157 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
158 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/vd/hal/maxim/avd/
H A DregAVD.h120 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
150 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
151 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
152 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
153 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
154 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
155 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
156 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
157 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
158 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/vd/hal/macan/avd/
H A DregAVD.h120 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
150 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
151 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
152 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
153 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
154 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
155 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
156 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
157 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
158 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/vd/hal/messi/avd/
H A DregAVD.h120 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
150 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
151 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
152 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
153 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
154 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
155 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
156 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
157 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
158 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/vd/hal/manhattan/avd/
H A DregAVD.h120 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
150 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
151 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
152 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
153 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
154 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
155 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
156 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
157 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
158 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/vd/hal/maserati/avd/
H A DregAVD.h120 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
150 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
151 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
152 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
153 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
154 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
155 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
156 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
157 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
158 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/vd/hal/M7621/avd/
H A DregAVD.h120 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
150 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
151 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
152 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
153 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
154 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
155 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
156 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
157 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
158 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/vd/hal/mainz/avd/
H A DregAVD.h120 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
150 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
151 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
152 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
153 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
154 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
155 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
156 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
157 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
158 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/vd/hal/maldives/avd/
H A DregAVD.h120 #define AFEC_REG_BASE 0x3500 // 0x3500 - 0x35FF macro
150 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
151 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
152 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
153 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
154 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
155 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
156 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
157 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
158 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/vd/hal/M7821/avd/
H A DregAVD.h120 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
150 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
151 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
152 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
153 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
154 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
155 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
156 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
157 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
158 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/vd/hal/mooney/avd/
H A DregAVD.h120 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
150 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
151 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
152 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
153 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
154 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
155 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
156 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
157 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
158 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/ve/drv/ve/include/
H A Dve_Analog_Reg.h486 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
487 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
488 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
489 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
490 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
491 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
492 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
493 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
494 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
495 #define BK_AFEC_0A (AFEC_REG_BASE+0x0A)
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/drv/cec/include/
H A Dcec_Analog_Reg.h573 #define BK_AFEC_01 (AFEC_REG_BASE+0x01)
574 #define BK_AFEC_02 (AFEC_REG_BASE+0x02)
575 #define BK_AFEC_03 (AFEC_REG_BASE+0x03)
576 #define BK_AFEC_04 (AFEC_REG_BASE+0x04)
577 #define BK_AFEC_05 (AFEC_REG_BASE+0x05)
578 #define BK_AFEC_06 (AFEC_REG_BASE+0x06)
579 #define BK_AFEC_07 (AFEC_REG_BASE+0x07)
580 #define BK_AFEC_08 (AFEC_REG_BASE+0x08)
581 #define BK_AFEC_09 (AFEC_REG_BASE+0x09)
582 #define BK_AFEC_0A (AFEC_REG_BASE+0x0A)
[all …]
/utopia/UTPA2-700.0.x/modules/vd/hal/M7821/vbi/
H A DregVBI.h99 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
199 #define BK_AFEC_6B (AFEC_REG_BASE + 0x6B)
200 #define BK_AFEC_CD (AFEC_REG_BASE + 0xCD)
/utopia/UTPA2-700.0.x/modules/vd/hal/M7621/vbi/
H A DregVBI.h99 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
199 #define BK_AFEC_6B (AFEC_REG_BASE + 0x6B)
200 #define BK_AFEC_CD (AFEC_REG_BASE + 0xCD)
/utopia/UTPA2-700.0.x/modules/vd/hal/macan/vbi/
H A DregVBI.h99 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
199 #define BK_AFEC_6B (AFEC_REG_BASE + 0x6B)
200 #define BK_AFEC_CD (AFEC_REG_BASE + 0xCD)
/utopia/UTPA2-700.0.x/modules/vd/hal/manhattan/vbi/
H A DregVBI.h99 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
198 #define BK_AFEC_6B (AFEC_REG_BASE + 0x6B)
199 #define BK_AFEC_CD (AFEC_REG_BASE + 0xCD)
/utopia/UTPA2-700.0.x/modules/vd/hal/maserati/vbi/
H A DregVBI.h99 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
199 #define BK_AFEC_6B (AFEC_REG_BASE + 0x6B)
200 #define BK_AFEC_CD (AFEC_REG_BASE + 0xCD)
/utopia/UTPA2-700.0.x/modules/vd/hal/maxim/vbi/
H A DregVBI.h99 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
199 #define BK_AFEC_6B (AFEC_REG_BASE + 0x6B)
200 #define BK_AFEC_CD (AFEC_REG_BASE + 0xCD)
/utopia/UTPA2-700.0.x/modules/vd/hal/k6lite/vbi/
H A DregVBI.h99 #define AFEC_REG_BASE 0x3500 // 0x3500 - 0x35FF macro
181 #define BK_AFEC_6B (AFEC_REG_BASE + 0x6B)
/utopia/UTPA2-700.0.x/modules/vd/hal/curry/vbi/
H A DregVBI.h99 #define AFEC_REG_BASE 0x3500 // 0x3500 - 0x35FF macro
181 #define BK_AFEC_6B (AFEC_REG_BASE + 0x6B)
/utopia/UTPA2-700.0.x/modules/vd/hal/kano/vbi/
H A DregVBI.h99 #define AFEC_REG_BASE 0x3500 // 0x3500 - 0x35FF macro
181 #define BK_AFEC_6B (AFEC_REG_BASE + 0x6B)
/utopia/UTPA2-700.0.x/modules/vd/hal/k6/vbi/
H A DregVBI.h99 #define AFEC_REG_BASE 0x3500 // 0x3500 - 0x35FF macro
181 #define BK_AFEC_6B (AFEC_REG_BASE + 0x6B)
/utopia/UTPA2-700.0.x/modules/vd/hal/messi/vbi/
H A DregVBI.h99 #define AFEC_REG_BASE 0x3500UL // 0x3500 - 0x35FF macro
197 #define BK_AFEC_6B (AFEC_REG_BASE + 0x6B)

12