Home
last modified time | relevance | path

Searched refs:reg65 (Results 1 – 15 of 15) sorted by relevance

/rockchip-linux_mpp/mpp/hal/rkdec/inc/
H A Dvdpu34x_h265d.h34 } reg65; member
H A Dvdpu382_h265d.h34 } reg65; member
H A Dvdpu34x_h264d.h35 } reg65; member
H A Dvdpu34x_vp9d.h32 } reg65; member
H A Dvdpu382_h264d.h35 } reg65; member
H A Dvdpu382_vp9d.h32 } reg65; member
/rockchip-linux_mpp/mpp/hal/rkdec/vp9d/
H A Dhal_vp9d_vdpu34x.c492 vp9_hw_regs->vp9d_param.reg65.cur_poc = mframe ? mpp_frame_get_poc(mframe) : 0; in hal_vp9d_vdpu34x_gen_regs()
519 hw_ctx->col_ref_poc ? hw_ctx->col_ref_poc : vp9_hw_regs->vp9d_param.reg65.cur_poc; in hal_vp9d_vdpu34x_gen_regs()
521 hw_ctx->col_ref_poc = vp9_hw_regs->vp9d_param.reg65.cur_poc; in hal_vp9d_vdpu34x_gen_regs()
539 hw_ctx->segid_ref_poc = vp9_hw_regs->vp9d_param.reg65.cur_poc; in hal_vp9d_vdpu34x_gen_regs()
592 hw_ctx->prob_ref_poc[frame_ctx_id] = vp9_hw_regs->vp9d_param.reg65.cur_poc; in hal_vp9d_vdpu34x_gen_regs()
598 hw_ctx->prob_ref_poc[frame_ctx_id] = vp9_hw_regs->vp9d_param.reg65.cur_poc; in hal_vp9d_vdpu34x_gen_regs()
H A Dhal_vp9d_vdpu382.c506 vp9_hw_regs->vp9d_param.reg65.cur_poc = mframe ? mpp_frame_get_poc(mframe) : 0; in hal_vp9d_vdpu382_gen_regs()
533 hw_ctx->col_ref_poc ? hw_ctx->col_ref_poc : vp9_hw_regs->vp9d_param.reg65.cur_poc; in hal_vp9d_vdpu382_gen_regs()
535 hw_ctx->col_ref_poc = vp9_hw_regs->vp9d_param.reg65.cur_poc; in hal_vp9d_vdpu382_gen_regs()
553 hw_ctx->segid_ref_poc = vp9_hw_regs->vp9d_param.reg65.cur_poc; in hal_vp9d_vdpu382_gen_regs()
607 hw_ctx->prob_ref_poc[frame_ctx_id] = vp9_hw_regs->vp9d_param.reg65.cur_poc; in hal_vp9d_vdpu382_gen_regs()
/rockchip-linux_mpp/mpp/vproc/vdpp/
H A Dvdpp_common.h588 } reg65; /* 0x0104 */ member
932 } reg65; /* 0x0304 */ member
1276 } reg65; /* 0x0504 */ member
1620 } reg65; /* 0x0704 */ member
H A Dvdpp2_reg.h762 } reg65; // 0x0304 member
H A Dvdpp2.c766 dst_reg->sharp.reg65.sw_peaking4_ratio_p12 = peaking_ctrl_ratio_P12[4]; in set_shp_to_vdpp2_reg()
767 dst_reg->sharp.reg65.sw_peaking4_ratio_p23 = peaking_ctrl_ratio_P23[4]; in set_shp_to_vdpp2_reg()
/rockchip-linux_mpp/mpp/hal/rkdec/h264d/
H A Dhal_h264d_vdpu34x.c577 regs->h264d_param.reg65.cur_top_poc = pp->CurrFieldOrderCnt[0]; in set_registers()
H A Dhal_h264d_vdpu382.c586 regs->h264d_param.reg65.cur_top_poc = pp->CurrFieldOrderCnt[0]; in set_registers()
/rockchip-linux_mpp/mpp/hal/rkdec/h265d/
H A Dhal_h265d_vdpu382.c775 hw_regs->h265d_param.reg65.cur_top_poc = dxva_cxt->pp.CurrPicOrderCntVal; in hal_h265d_vdpu382_gen_regs()
H A Dhal_h265d_vdpu34x.c986 hw_regs->h265d_param.reg65.cur_top_poc = dxva_cxt->pp.CurrPicOrderCntVal; in hal_h265d_vdpu34x_gen_regs()