Home
last modified time | relevance | path

Searched refs:reg101 (Results 1 – 10 of 10) sorted by relevance

/rockchip-linux_mpp/mpp/hal/rkdec/inc/
H A Dvdpu34x_h264d.h122 } reg101; member
H A Dvdpu382_h264d.h122 } reg101; member
/rockchip-linux_mpp/mpp/hal/rkdec/h264d/
H A Dhal_h264d_vdpu34x.c76 case 8: regs.reg101.ref8_##field = value; break;\
77 case 9: regs.reg101.ref9_##field = value; break;\
78 case 10: regs.reg101.ref10_##field = value; break;\
79 case 11: regs.reg101.ref11_##field = value; break;\
H A Dhal_h264d_vdpu384a.c52 case 8: regs.reg101.ref8_##field = value; break;\
53 case 9: regs.reg101.ref9_##field = value; break;\
54 case 10: regs.reg101.ref10_##field = value; break;\
55 case 11: regs.reg101.ref11_##field = value; break;\
H A Dhal_h264d_vdpu383.c61 case 8: regs.reg101.ref8_##field = value; break;\
62 case 9: regs.reg101.ref9_##field = value; break;\
63 case 10: regs.reg101.ref10_##field = value; break;\
64 case 11: regs.reg101.ref11_##field = value; break;\
H A Dhal_h264d_vdpu382.c78 case 8: regs.reg101.ref8_##field = value; break;\
79 case 9: regs.reg101.ref9_##field = value; break;\
80 case 10: regs.reg101.ref10_##field = value; break;\
81 case 11: regs.reg101.ref11_##field = value; break;\
/rockchip-linux_mpp/mpp/hal/rkenc/h264e/
H A Dhal_h264e_vepu541.c786 regs->reg101.vthd_y = 9; in setup_vepu541_rdo_pred()
787 regs->reg101.vthd_c = 63; in setup_vepu541_rdo_pred()
792 regs->reg101.vthd_y = 2501; in setup_vepu541_rdo_pred()
793 regs->reg101.vthd_c = 2501; in setup_vepu541_rdo_pred()
H A Dhal_h264e_vepu541_reg.h1533 } reg101; member
/rockchip-linux_mpp/mpp/vproc/vdpp/
H A Dvdpp2.c838 dst_reg->sharp.reg101.sw_nondir_wgt_offset = p_shp_param->peaking_edge_ctrl_non_dir_wgt_offset; in set_shp_to_vdpp2_reg()
839 dst_reg->sharp.reg101.sw_dir_cnt_thr = p_shp_param->peaking_edge_ctrl_dir_cnt_thr; in set_shp_to_vdpp2_reg()
840 dst_reg->sharp.reg101.sw_dir_cnt_avg = p_shp_param->peaking_edge_ctrl_dir_cnt_avg; in set_shp_to_vdpp2_reg()
841 dst_reg->sharp.reg101.sw_dir_cnt_offset = p_shp_param->peaking_edge_ctrl_dir_cnt_offset; in set_shp_to_vdpp2_reg()
842 dst_reg->sharp.reg101.sw_diag_dir_thr = p_shp_param->peaking_edge_ctrl_diag_dir_thr; in set_shp_to_vdpp2_reg()
H A Dvdpp2_reg.h904 } reg101; // 0x0394 member