Home
last modified time | relevance | path

Searched refs:rw (Results 1 – 25 of 133) sorted by relevance

123456

/rk3399_rockchip-uboot/drivers/pci/
H A Dpci_indirect.c21 #define INDIRECT_PCI_OP(rw, size, type, op, mask) \ argument
23 indirect_##rw##_config_##size(struct pci_controller *hose, \
32 cfg_##rw(val, hose->cfg_data + (offset & mask), type, op); \
36 #define INDIRECT_PCI_OP(rw, size, type, op, mask) \ argument
38 indirect_##rw##_config_##size(struct pci_controller *hose, \
46 cfg_##rw(val, hose->cfg_data + (offset & mask), type, op); \
H A Dpci_compat.c17 #define PCI_HOSE_OP(rw, name, size, type) \ argument
18 int pci_hose_##rw##_config_##name(struct pci_controller *hose, \
22 return pci_##rw##_config##size(dev, offset, value); \
H A Dpci.c28 #define PCI_HOSE_OP(rw, size, type) \ argument
29 int pci_hose_##rw##_config_##size(struct pci_controller *hose, \
33 return hose->rw##_##size(hose, dev, offset, value); \
43 #define PCI_OP(rw, size, type, error_code) \ argument
44 int pci_##rw##_config_##size(pci_dev_t dev, int offset, type value) \
54 return pci_hose_##rw##_config_##size(hose, dev, offset, value); \
/rk3399_rockchip-uboot/configs/
H A DM54418TWR_serial_mii_defconfig6 …ARGS="root=/dev/nfs rw nfsroot=192.168.1.1:/tftpboot/192.168.1.2 ip=192.168.1.2:192.168.1.1:192.1…
H A DM54418TWR_serial_rmii_defconfig6 …ARGS="root=/dev/nfs rw nfsroot=192.168.1.1:/tftpboot/192.168.1.2 ip=192.168.1.2:192.168.1.1:192.1…
H A DM54418TWR_defconfig6 …ARGS="root=/dev/nfs rw nfsroot=192.168.1.1:/tftpboot/192.168.1.2 ip=192.168.1.2:192.168.1.1:192.1…
H A Ds32v234evb_defconfig7 CONFIG_BOOTARGS="console=ttyLF0 root=/dev/ram rw"
H A DM53017EVB_defconfig6 CONFIG_BOOTARGS="root=/dev/mtdblock3 rw rootfstype=jffs2"
H A Devb-ast2500_defconfig8 CONFIG_BOOTARGS="console=ttyS4,115200n8 root=/dev/ram rw"
H A DMPC8349ITXGP_defconfig9 CONFIG_BOOTARGS="root=/dev/nfs rw nfsroot=:/nfsroot/rootfs ip=::::mpc8349emitxgp:eth0:off console=t…
H A Dhikey_defconfig7 CONFIG_BOOTARGS="console=ttyAMA0,115200n8 root=/dev/mmcblk0p9 rw"
H A DM54451EVB_defconfig7 CONFIG_BOOTARGS="root=/dev/mtdblock1 rw rootfstype=jffs2 ip=none mtdparts=physmap-flash.0:2M(kernel…
H A DM54451EVB_stmicro_defconfig7 CONFIG_BOOTARGS="root=/dev/mtdblock1 rw rootfstype=jffs2 ip=none mtdparts=physmap-flash.0:2M(kernel…
/rk3399_rockchip-uboot/arch/m68k/cpu/mcf547x_8x/
H A Dpci.c25 #define PCI_OP(rw, size, type, op, mask) \ argument
26 int pci_##rw##_cfg_##size(struct pci_controller *hose, \
33 cfg_##rw(val, hose->cfg_data + (offset & mask), type, op); \
/rk3399_rockchip-uboot/arch/m68k/cpu/mcf5445x/
H A Dpci.c25 #define PCI_OP(rw, size, type, op, mask) \ argument
26 int pci_##rw##_cfg_##size(struct pci_controller *hose, \
33 cfg_##rw(val, hose->cfg_data + (offset & mask), type, op); \
/rk3399_rockchip-uboot/drivers/nvme/
H A Dnvme.c772 c.rw.opcode = read ? nvme_cmd_read : nvme_cmd_write; in nvme_blk_rw()
773 c.rw.flags = 0; in nvme_blk_rw()
774 c.rw.nsid = cpu_to_le32(ns->ns_id); in nvme_blk_rw()
775 c.rw.control = 0; in nvme_blk_rw()
776 c.rw.dsmgmt = 0; in nvme_blk_rw()
777 c.rw.reftag = 0; in nvme_blk_rw()
778 c.rw.apptag = 0; in nvme_blk_rw()
779 c.rw.appmask = 0; in nvme_blk_rw()
780 c.rw.metadata = 0; in nvme_blk_rw()
784 c.rw.control |= NVME_RW_FUA; in nvme_blk_rw()
[all …]
/rk3399_rockchip-uboot/arch/x86/dts/
H A Dchromebox_panther.dts52 rw-mrc-cache {
53 label = "rw-mrc-cache";
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc83xx/
H A Dpcie.c84 #define PCIE_OP(rw, size, type, op) \ argument
85 static int pcie_##rw##_config_##size(struct pci_controller *hose, \
93 cfg_##rw##_err(val); \
96 cfg_##rw(val, (void *)hose->cfg_addr + offset, type, op); \
/rk3399_rockchip-uboot/arch/xtensa/dts/
H A Dkc705.dts8 …n=uart8250,mmio32native,0xfd050020,115200n8 console=ttyS0,115200n8 ip=dhcp root=/dev/nfs rw debug";
H A Dml605.dts8 …n=uart8250,mmio32native,0xfd050020,115200n8 console=ttyS0,115200n8 ip=dhcp root=/dev/nfs rw debug";
H A Dkc705_nommu.dts8 …n=uart8250,mmio32native,0x9d050020,115200n8 console=ttyS0,115200n8 ip=dhcp root=/dev/nfs rw debug";
H A Dml605_nommu.dts8 …n=uart8250,mmio32native,0x9d050020,115200n8 console=ttyS0,115200n8 ip=dhcp root=/dev/nfs rw debug";
/rk3399_rockchip-uboot/arch/x86/lib/
H A Dphysmem.c40 uint64_t rw:1; /* read/write */ member
78 pde->rw = 1; in x86_phys_map_page()
/rk3399_rockchip-uboot/doc/
H A DREADME.socfpga141 -rw-r--r-- 1 sarnold sarnold 8826 Mar 21 18:11 iocsr_config.h
142 -rw-r--r-- 1 sarnold sarnold 4398 Mar 21 18:11 pinmux_config.h
143 -rw-r--r-- 1 sarnold sarnold 3190 Mar 21 18:11 pll_config.h
144 -rw-r--r-- 1 sarnold sarnold 9022 Mar 21 18:11 sdram_config.h
/rk3399_rockchip-uboot/board/keymile/scripts/
H A Ddevelop-common.txt5 nfsargs=setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${toolchain}/${arch}

123456